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Abstract
This thesis explores the execution of object-oriented code on an embedded Java platform. It
presents established and derives new approaches for the implementation of high-level object-
oriented functionality and commonly expected system services. The goal of the developed
techniques is the provision of the architectural base for an efficient and predictable code
execution.
The research vehicle of this thesis is the Java-programmed SHAP platform. It consists of
its platform tool chain and the highly-customizable SHAP bytecode processor. SHAP offers
a fully operational embedded CLDC environment, in which the proposed techniques have
been implemented, verified, and evaluated.
Two strands are followed to achieve the goal of this thesis. First of all, the sequential
execution of bytecode is optimized through a joint effort of an optimizing offline linker and
an on-chip application loader. Additionally, SHAP pioneers a reference coloring mechanism,
which enables a constant-time interface method dispatch that need not be backed a large
sparse dispatch table.
Secondly, this thesis explores the implementation of essential system services within des-
ignated concurrent hardware modules. This effort is necessary to decouple the computational
progress of the user application from the interference induced by time-sharing software im-
plementations of these services. The concrete contributions comprise a spill-free, on-chip
stack; a predictable method cache; and a concurrent garbage collection.
Each approached means is described and evaluated after the relevant state of the art has
been reviewed. This review is not limited to preceding small embedded approaches but also
includes techniques that have proven successful on larger-scale platforms. The other way
around, the chances that these platforms may benefit from the techniques developed for SHAP
are discussed.
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1 Introduction
1.1 Motivation
Object orientation is a mature programming paradigm that evolved already in the 1960s from
the works by Hoare and Dahl [Hoa65, DN66, DH72], which climaxed in its first formal im-
plementation in the context of the Simula 67 programming language. This language already
allowed the construction of user class hierarchies and implemented late-binding virtual in-
vocations of instance procedures. For an account on the development of these concepts and
their further generalizations, the reader is referred to Appendix A.
It took decades before object orientation became a mainstream programming paradigm
found today in industrial use. One representative of the modern object-oriented languages is
Java, which makes powerful object-oriented concepts available to the programmer:
• state encapsulation within objects,
• class- and interface-based polymorphism through user type hierarchies and late-binding
method invocations, and
• implementation re-use through the inheritance of class members.
Additionally, several services are provided that go beyond the core object orientation. These
comprise:
• the structured class-based exception handling,
• safe checked memory accesses, and
• an automated management of the object heap memory (garbage collection).
These features increase the reliability, maintainability and robustness of an application as
well as the programmer’s productivity1. The economic value of the Java platform is further
increased by its wide acceptance, its platform independence, the availability of programmers,
and the rich class library provided and standardized by Sun and now Oracle. This library and
the managed object heap make this platform even attractive for rather procedural application
designs.
1This appears to be widely accepted but is hardly ever quantified. Indeed, Hardin of aJile Systems mentions
a figure of 25%–40% for the increase of productivity with embedded Java [Har01]. Unfortunately, he
does not elaborate on the source of these findings. Certainly, the complexities of software projects has
been growing exponentially with time [Dvo09] so that the achievement of operational results indicates a
tremendous reduction of the error rate per lines of code. However, the causal relation to the increasing
adoption of object-oriented design practices has not been proven and largely foots on a “cum hoc ergo
propter hoc”. This leaves room for critics who attribute the improved handling of complexity to orthogonal
developments and who, therefore, demand this outstanding proof (e.g. [BA10]).
2 1 Introduction
The benefits of the Java platform also come at their costs as their provision on the execution
platform, the Java Virtual Machine (JVM), consumes additional resources. These costs are
especially sensitive in embedded systems, which are dedicated to provide specific services.
Whereas workstations and larger computing systems deliver great flexibility through general-
purpose bus interfaces and an abundance of resources, the flexibility of embedded platform
solutions must already start with the selection and dimensioning of the physical resources,
which are often integrated directly within a single system on a chip (SoC). This allows each
incarnation of the platform to be tailored directly towards the needs of its particular applica-
tion needs. Thus, resource demands increased by system services reflect immediately in the
system costs.
Embedded systems are also different from workstations as they are perceived through the
service that they provide rather than as a general-purpose computing platform. Regularly they
do not even interact with humans but with physical sensors and actors or process data streams.
This requires embedded systems to be very reliable and predictable. Real-time requirements
with hard processing deadlines are common.
Java has found its way into the embedded application domain. As part of the Java 2
Micro Edition (J2ME)2, well-defined core API specifications are available as the minimal
“Connected Limited Device Configuration” (CLDC) [Sun03] and the broader “Connected
Device Configuration” (CDC) [Javc]. Custom extensions are available through specified
profiles. A further specification addresses the definition of a real-time Java execution en-
vironment [BBG+00]. The needs of safety-critical application domains are addressed by the
currently developed JSR 302 “Safety Critical Java Technology” [Jave].
The embedded application domain is of special interest as it provides a very strong field for
small, special-purpose custom solutions. While the commercial failure of Sun’s Java proces-
sors picoJava II [pic99] and MAJC 5200 [SSFG00] (which was, indeed, produced for some
time as graphics processor) ruined the hopes to see Java processors develop into standard off-
the-shelf CPUs, the embedded rail may lead to a back door into workstations and large-scale
computing systems. A small platform easily programmable in Java is not only attractive as
a self-contained embedded solution but might as well serve as an auxiliary specialized con-
troller within a heterogeneous multi-processor system.
The research object of this thesis is the SHAP platform, which offers a Java-programmed
J2ME environment following the CLDC 1.1 [Sun03]. Implementing this platform from the
application linker all the way to the SHAP bytecode processor has offered a perfect testbed
for the exploration of architectural features. FPGA technology makes the SHAP hardware
readily available and enables its physical demonstration and evaluation. SHAP is highly
configurable through design parameters and can be easily integrated with custom peripher-
als. Many more people used the opportunity to contribute to the SHAP platform. Many of
them temporarily as students, my colleague Martin Zabel and I from its very beginning (cf.
Sec. 3.7).
So far, SHAP has mainly served as a research platform spinning of quite a few techniques
published on various conferences. Also, the work on this thesis produced conference con-
tributions on the interface method dispatch [PZS07b], method caching [PZS07a], bootload-
ing [PS08] and garbage collection [PRS10].
2http://www.oracle.com/technetwork/java/javame/overview/index.html
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SHAP’s broader objective is to provide a Java-programmed small embedded processor plat-
form, which enables the predictable but yet efficient execution of CLDC applications. It lays
the architectural base for safe, embedded real-time systems. The design of SHAP is kept
highly customizable in order to be capable to adapt to specific application needs. The SHAP
platform with its toolchain and its bytecode processor has been designed by Martin Zabel and
myself since 2006 and is in operational use on FPGA prototyping hardware.
This thesis addresses several issues of the efficient and predictable execution of Java code.
The overall goal is approached from two major starting points:
1. the optimized execution of sequential application code, and
2. the offloading of system services to designated concurrent hardware modules.
Both of these aspects are important so that advances in the actual code execution are not di-
minished by the interference of system services. Note that the chosen path of providing these
through concurrent hardware modules offers their best possible isolation and the least com-
petition over shared resources, which would even include the central processor for software
solutions.
The optimized code execution by the SHAP processor is tightly coupled with the appli-
cation loading process, which separates into an offline application linking and an on-chip
application loading. It features:
• the exploitation of link-time knowledge to optimize the code to execute beyond a plain
bytecode optimization, and
• a complete resolution of the Java constant pool including the on-chip patching of code
to resolve dynamically created object references.
It is noteworthy that the described carefully phased design of the loading process even allows
the initial bootloading to be implemented mostly in Java by code that is itself continuously
elaborated during this loading process.
Furthermore, SHAP pioneers a reference coloring technique, which allows the dispatches
of interface method invocations and the dynamic checking of interface types to be performed
in constant time. It is the first such implementation in a JVM, which does not pay for the
constant-time execution with large sparse data structures.
This thesis describes the offloading of three essential system services to designated hard-
ware modules. All of them target the memory datapath and eliminate sources of structural
hazards on this vital resource. These modules are aware of certain system abstractions such
as threads, methods or objects, which enables them to provide higher-level functionality.
Specifically, the hardware modules comprise:
• a spill-free, on-chip spaghetti stack implementation with an autonomous method frame
and thread handling,
• a method cache architecture whose hit behavior can be predicted by a static local code
analysis, and
• a fully concurrent, real-time hardware garbage collector using a mark-and-copy strat-
egy with support for weak references and reference queuing.
4 1 Introduction
This thesis will justify the spill-free stack design, which eliminates all respective data traffic
from the memory datapath. It will also show that the costs of the predictability of the method
cache are reasonable. Finally, the implementation of the garbage collector demonstrates as
the first of its kind that the support for weak references and reference queues is feasible in a
hardware collector.
The SHAP platform thrives to provide a safe execution environment ready for real-time
applications. However, the extent of this claim has its limits. Firstly, SHAP does not provide
tools for the analysis of applications to derive their worst-case execution time (WCET) or
other figures relevant for their real-time employment. However, SHAP includes a complete
toolchain for optimizing and linking applications for the SHAP bytecode processor. This, in
turn, guarantees a predictable bytecode execution including constant-time dynamic method
dispatches and constant-time type checks. The SHAP platform does not reduplicate checks
that are due to the bytecode verifier at run time. Thus, explicitly guarded memory accesses
are only used for array but not regular field accesses. Lacking an attractive alternative, SHAP,
finally, also implements a naïve linear walk of exception tables to dispatch exception handlers.
While all these topics are, indeed, of interest in the context of SHAP, they are not included
in the scope of this thesis. Although SHAP is readily available as a multi-core processor, this
work is due to my colleague Martin Zabel and covered by his own work [ZS10].
1.3 Terminology and Notation
The familiarity with object-oriented terminology is assumed. Typically, the Java terms are
preferred. The types of references are distinguished in classes and interfaces. If either is
valid, they are simply referred to as types. If the context would permit a confusion with
primitive types, the term reference type is used for disambiguation. Supertype, subtype and
the analogous formations with class and interface are used to express a mutual relationship
within the inheritance hierarchy. For the purpose of turning the inheritance relation into a
partial order, supertypes are considered to be greater than their subtypes.
The instances of classes are typically referred to as objects. When an instance method is
invoked upon an object, the object assumes the role of the receiver. While the invocation
or call of a method describes the callers action to activate the specified method, the term
dispatch describes the mechanism, by which the run-time environment selects the actual ef-
fective method implementation to be executed. Data fields and methods are jointly referred to
as members. These may be distinguished in static class members and instance members.
The term garbage collection (GC) is used to describe the automatic reclamation of stor-
age space on the object heap by freeing objects, which the application can no longer access
through its set of references. This distinguishes reachable from unreachable objects on the
heap, which may also be called live and dead data, respectively.
If applicable, also the notation is borrowed from Java. Thus, snippets of code or pseudo-
code employ the Java syntax assuming the same semantics of operators and control-flow
structures. Whenever language keywords, (null, this, . . . ), bytecode mnemonics (pop,
invokevirtual, return, . . . ) and names of types, classes or methods appear as such
in the text, they will be set in typewriter font as illustrated. If it is semantically reasonable,
bytecodes with similar names may be referred to as a group by using name patterns with
asterisks (*), which match arbitrary (also empty) strings. For instance, *return captures
all return instructions regardless of the type of the method return value.
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Figure 1.1: UML Class Representation with Omitted Details
The visualization of structural relationships among classes and usage patterns among ob-
jects will be based on UML3 class and sequence diagrams [UML07], respectively. Interfaces,
abstract classes and abstract methods will be displayed in italics without giving an explicit
stereotype such as <<abstract>>.
Details that are of no interest in the specific context will be omitted. So, a class A extending
its abstract superclass B and implementing interface I with some unspecific public methods
f and abstract g will be represented as shown in Fig. 1.1. While both the return types and
the argument lists of the methods have been omitted, the parentheses behind the names are
usually kept so as to preclude any ambiguity among method and data field members. Note
that the empty parentheses of an omitted argument list do not mandate an empty argument
list.
In the course of the discussion of the dispatch of methods, it will be necessary to name
the location of a method implementation in memory, i.e. its address. This will be done using
the address operator @. As such address expressions appear outside of class diagrams, the
context of the class providing the method implementation is established by qualifying the
method name by the name of this class. If it is further desired to distinguish methods of the
same name, which are not related through inheritance, a superscript with the name of the
class or interface declaring the method is added to the method name. A complete method
address expression yielding the address of method f declared by type I and implemented (by
overriding) by class C is given as:
@C.fI
Note that the qualification of the method name f with the class C merely identifies this class
as the one providing the implementation of f. In particular, it does not imply that f is a
static class method as it would be the case for a Java method invocation expression [GJSB05,
§ 15.12].
The used mathematical notation will follow the established scientific conventions. The op-
erator 〈. . .〉 will be used to describe memory accesses. As a memory address is constructed
from some base reference ref and a relative offset ofs on SHAP, the expression for access-
ing some memory variable m includes these two arguments separated by a comma:
m= 〈ref,ofs〉
Constant values are written in all capital letters.
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1.4 Structure
The remainder of this thesis is structured into four chapters. The following Chpt. 2 explores
the state of the art in the fields of the contributions of this thesis. It gives a general overview
on embedded Java processing before following both contribution strands, the efficient byte-
code execution and the designated hardware support for essential system services. Chpt. 3
introduces the SHAP platform as a whole. It, thus, establishes the specific research back-
ground of this thesis and provides the reader with the necessary context information that is
assumed in the following main chapter.
Chpt. 4 then addresses each of the optimization measures. Its internal structure again fol-
lows the two strands that were introduced in the survey of the state of the art. For each
proposed measure, a short overview is followed by its detailed description, analysis, and eval-
uation. Finally, Chpt. 5 summarizes the contributions of this work and identifies the potential
for broader and future applications of the developed techniques.
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2 Embedded Java Processing:
State of the Art
2.1 A Survey of Embedded Platforms
Although C still has a strong position in embedded computing, Java has long found its way
into this domain. While it incurs a significant overhead to provide a secure execution envi-
ronment, it scores with increased programmer productivity and code maintainability through
ease of use and structured error handling. The widespread availability of mobile Java plat-
forms has even triggered efforts like Cibyl [KGL07] to translate native applications, which
were typically implemented in C, into Java bytecode1. A similar technique was used previ-
ously by NestedVM [AM04] for standard desktop applications with the goal of enhancing
the portability and safe isolation of these applications through the use of the Java platform.
The variety of embedded Java platforms is great and differs with the capabilities and capac-
ities of the hosting computing platform. It ranges from adaptations of the Java 2 Standard Edi-
tion (J2SE) all the way to compact API subsets as defined by the Connected Limited Device
Configuration (CLDC) of the Java 2 Micro Edition [Sun00a]. Some platform implementa-
tions even stay below this smallest standardized API subset, e.g. JOP [Sch05c,Sch08,Sch09]
and FemtoJava [ICJ01, BC04].
The implementations of the Java Virtual Machines are equally diverse. There is, however, a
clear tendency towards pure software solutions when the platforms already provide powerful
host processors often run by one of numerous embedded operating systems (OS) such as
an Embedded Linux, VxWorks or Windows CE. In such systems, the JVM is just another
application program.
The variety even among the software-implemented JVMs employed in the embedded do-
main is rather large. Each individual implementation comes with its specific tradeoffs in
terms of memory footprint, startup time, or runtime performance. The open-source JamVM,
for instance, emphasizes a small executable size while providing a full-featured J2SE im-
plementation with a highly optimized and portable interpreter [jam09]. It, thus, follows the
same intentions as Sun’s original smallest JVM implementation, the KVM [Sun00b]. The
commercial Excelsior VM, on the other hand, puts a stronger emphasis on performance
and employs ahead-of-time (AOT) compilation to native x86 code [MLG+02]. Transfer-
ring all the interpretation or compilation overhead from the run time to a separate one-time
compilation reduces the memory demand and minimizes the application startup delay. The
Android OS by Google even comes with a virtual machine which, indeed, executes applica-
tions programmed in Java. Before being executed on Dalvik2, the related readily compiled
Java classfiles are, however, further translated into Dalvik executables (dex), which contain
1The project has been released under the GNU General Public License GPL v2 and is currently hosted on
http://code.google.com/p/cibyl/.
2See: http://www.dalvikvm.com/
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a register-based bytecode. This non-Java bytecode is still interpreted or JIT compiled for its
execution on the actual host platform.
The JamaicaVM marketed by aicas3 is an example of a software JVM implementation em-
ploying a just-in-time (JIT) compilation approach. While it targets the embedded domain, it
also features the implementation of the full J2SE4. Its special focus is the realtime execution
of applications, and it features a deterministic software GC [Sie02, Sie07]. Some fewer stan-
dard features are offered by the JIT-compiling Kertasarie VM. It, however, regularly offers
streamlined Kertasarie-specific alternatives as for the Graphical User Interface (GUI), RMI
or the Java native interface (JNI) [SGH03]. It, thus, emphasizes the economic use of the con-
strained resources in embedded platforms over the full support of the Java 2 Standard Edition.
One of the latest streamlined high-level services is introduced by the Kertasarie Server Pages,
which implement the dynamic generation of web content as required for the web-based ad-
ministration of embedded systems [MH08]. The CACAO VM, finally, is a versatile JVM im-
plementation that was an early adopter of the JIT approach for Java [KG97]. It may be com-
bined with different API implementations so that it may be employed in desktop computing
(with GNU Classpath5 or OpenJDK6) or in the embedded domain (with phoneME7) [cac09].
Many more or less well-known software JVM implementations occupy their niches in the
embedded domain.
There are, however, also JVMs that take a more Java-centric approach even to the extent
to totally eliminate the need to provide an underlying operationg system. Examples for this
strategy are JavaOS [Sun98] or JX [GFWK02], which integrate kernel functions into the
JVM as to provide a Java-only system interface. Nonetheless, also these systems typically
run on standard processor architectures that have no particular affinity to the execution of
Java bytecode.
The execution of Java bytecode can be optimized by architectural extensions. The Jazelle
family of technological extensions for several ARM processor architectures is one prominent
solution that is commercially available. Jazelle DBX8 introduces a third instruction set to the
ARM architecture, which implements the majority of the Java bytecodes natively [Por05a].
Jazelle RCT9, on the other hand, activates a modification of the Thumb-2 instruction set
within the added processor state Thumb-EE, which provides a more suitable compilation tar-
get for AOT and JIT compilers [Por05b]. For instance, some load / store commands were
altered to perform a null pointer test implicitly, which reduces both code size and execu-
tion time. Also, the AVR32 processor by ARM’s competitor Atmel includes a Java Exten-
sion Module (JEM10), which accelerates the direct execution of simple bytecodes similar to
ARM’s Jazelle DBX technology.
JEDI Technologies, later known as Nazomi Communications, implemented another less
successful approach11. Intercepting the cache connection (originally of a MIPS processor),
3Company Website: http://www.aicas.com/
4See press release: http://www.aicas.com/sites/press/pr_63_en_18-Feb-10.html
5Project Website: http://www.gnu.org/software/classpath/
6Project Website: http://openjdk.java.net/
7Project Website: https://phoneme.dev.java.net/
8Direct Bytecode eXecution
9Runtime Compilation Target
10Note that the acronym JEM was originally also used for the Java processor architecture and its toolchain by
aJile Systems, which are now mostly referred to as aJ-xxx [Har01].
11Side Track: The distinct nature of this approach was even recognized by the official court ruling in the
patent infringement case C 02-02521-JF before the United States District Court for the Northern District of
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their JStar co-processor realized a dynamic hardware translation of Java bytecode to native
MIPS instructions. Nazomi later offered their technology as synthesizable IP core for integra-
tion into Java-enabled ASIC or SoC products12. A similar approach for an ARM-compatible
RISC processor was followed by the JASPA research project [CW05].
Finally, the full commitment to exclusive bytecode execution is achieved by designated
bytecode processors. Commercially, they are rather a niche phenomenon with only a few
implementations available in silicon. Current noteworthy representatives of this group are
the Cjip13 by Imsys Technologies AB14 of Sweden and the aJ processor family [Har01] by
aJile Systems15 of California, USA. Sun’s own effort in this respect, the picoJava processor
[OT97], was abandoned after the release of the picoJava II processor [pic99] first as licensable
IP16 technology and, finally, under the Sun Community Source License17. Sun has never
produced any own silicon of a picoJava processor. Such was, however, available for its big
siblings the microJava (manufactured as microJava 701) and the UltraJava processors. The
latter was produced as two-core MAJC 5200 [SSFG00], which was integrated as graphics
processor on Sun’s XVR-1000 and XVR-4000 workstation graphics boards18.
Native Java processors enjoy quite some popularity as research platforms as they enable the
full control over architectural features and their exploration and evaluation. These research
processors typically come with very distinctive and even unique features as illustrated by the
following representatives:
• The FemtoJava microcontroller was developed by a Brazilian research group for its
implementation on FPGA devices [ICJ01]. It is an extremely restricted bytecode pro-
cessor. The provided subset of Java bytecodes does not support any handling of objects.
All data fields and methods must be static class members. Implementing applications
for this platform is fundamentally different from accustomed Java programming.
• The AMIDAR processor model from TU Dresden [GH04, GH05] has regularly been
applied to the execution of Java bytecode. This processor model is distinguished by
a token-controlled computation model and a great spectrum of dynamic adaptability
with respect to the internal bus structures, the parameters of functional units and even
their envisioned dynamic synthesis [DH09]. As of 2011, AMIDAR only exists as a
simulation model.
• Komodo is a Java processor developed at the Universities of Karlsruhe and Augsburg
[ULP+02]. It features very fine-grained interleaved multithreading within the processor
core. A priority manager, which chooses from the active threads of executions on
the base of each clock cycle, is implemented directly in hardware. This hardware
California at San José between Nazomi and ARM. It is cited on ARM’s website: http://www.arm.
com/miscpdfs/3797.pdf
12Press Release: http://www.embeddedtechnology.com/article.mvc/
JEDI-Technologies-changes-name-to-Nazomi-Comm-0001
13also known as IM1000 and available in different IMxxxx variants.
14Company Website: http://imsystech.com/
15Company Website: http://www.ajile.com/
16Intellectual Property
17License Text: http://java.sun.com/j2se/1.5.0/scsl_5.0-license.txt
18See also:
http://www.sun.com/desktop/products/graphics/xvr1000/details.html
http://www.sun.com/desktop/products/graphics/xvr4000/details.html
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multithreading may, for instance, be utilized for designated system service threads as
for the garbage collection [FPK+01]. The Komodo controller also became the heart of
the commercialized jamuth framework [UW07].
• JOP was developed by Martin Schoeberl as part of his dissertation at TU Vienna
[Sch05c]. It introduced the method cache as a concept to simplify the WCET19 analy-
sis. JOP has been released in open source20. It is shipped with a Java API implementa-
tion, which is a proper subset of the core CLDC API. A software garbage collector is
maintained by the project, which, however, induces noticeable interruptions of the ap-
plication execution. An alternative hardware collector for JOP was described by Gruian
and Salcic [GS05].
• The SHAP bytecode processor was developed at TU Dresden by Martin Zabel and my-
self [PZR07]. It establishes the research platform used in this thesis. SHAP adopts the
method cache approach from JOP offering its own alternative implementation approach
[PZS07a]. It further pushes the deterministic bytecode execution by autonomous con-
current hardware modules as for the implementation of the stack and the garbage col-
lection [PRS10] and by sophisticated pre-processing as to allow a constant-time inter-
face method dispatch [PZS07b]. SHAP is available21 with a specialized adaptation of
the phoneME22 CLDC API.
The last three of these processors have also been made available in multi-core configurations
[Uhr09, PS10a, ZS09, ZS10].
Whether commercial or academic, the Java processors typically target the embedded appli-
cation domain. There are two reasons for this consistent focus. On the one side, there are the
constraints regularly asking for small efficient solutions using little memory, power, and sili-
con area. These constraints are typically met well by stack machines like Java bytecode pro-
cessors, which exhibit high code density and a fairly simple execution model [PJK89,HP95].
Many sophisticated performance-enhancing techniques are often considered too costly for
this application domain, especially if they involve the spending of resources for speculative
processing. On the other hand, the long evolvement of such techniques in the domain of
desktop and high-end computing makes it hard for Java processors to conquer this domain.
With a strong focus on performance, the strong data dependencies among the instructions
of the stack architecture become a tremendous obstacle. Indeed, this issue is addressed by
bytecode folding as implemented by the picoJava processor [OT97]. However, this causes a
notable increase of the decoder complexity. With little economic pressure and resources, the
underlying tradeoff is merely analyzed and managed (e.g. [Oi06]). A solution forced through,
at least, for less constraint application domains is not in sight. Just-in-time (JIT) or dynamic
adaptive compilation (DAC) approaches offer a very attractive alternative for more capable
platforms typically equipped with a powerful RISC core and running a traditional OS. Such
platforms are regularly perceived as more flexible and versatile.
In traditional software JVMs, low-level operations are encapsulated in native method im-
plementations, which relay to the appropriate system library calls. Also, bytecode proces-
sors must allow the implementation of the fundamental system capabilities in their native
19Worst-Case Execution Time
20Project Website: http://www.jopdesign.com/
21Project Website: http://shap.inf.tu-dresden.de//
22Project Website: https://phoneme.dev.java.net/
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Table 2.1: Properties and Features of Selected Java Processors
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instruction set. As the standard set of Java bytecodes does not include such instructions, it
is extended in accordance to the available system functionalities. This extension, at least,
comprises instructions for raw memory access or IO operations, which then offer a generic
access port to all other system components. As can be seen from the implementations of JOP
or SHAP, the use of specialized bytecodes is often much more diverse.
Java processors typically offload some work of the expensive application loading and link-
ing process to a pre-processing step. This typically involves the bytecode verification [LY99,
§ 4.9] and the resolution of the constant pool [LY99, § 4.4]. The result is a compact repre-
sentation of the Java application, which the target VM can load easily. Such processing was
already described as ROMization for the KVM [Sun00b]. It is widely practiced by embedded
bytecode processor implementations (cf. JEMBuilder, JOPizer, ShapLinker, TINIConvertor,
etc.) and is also employed by the aforementioned Dalvik VM.
Tab. 2.1 summarizes the features of some selected Java processors. The role of FemtoJava
as an outsider becomes apparent with the absent support for basically all Java language fea-
tures, which make this language object-oriented. In spite of its name, it may be considered a
typical stack machine, which happens to share the encodings of some basic instructions with
the Java bytecode. Note that the Cjip by Imsys also falls into the same category of processors,
which do not truly deserve the Java label (cf. Schoeberl [Sch05a]).
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The remaining listed processors excluding FemtoJava are comparable in the spectrum of
their supported language features. They do, however, regularly differ in implementation as
indicated in the table. Merely JOP is somewhat more restrictive as it disallows the dynamic
creation of concurrent threads of execution and only provides a single global monitor for
securing critical sections. The latter unifies what a programmer would typically perceive
as different monitors if bound to distinct objects. Therefore, concurrency is more restricted
in JOP than intended by the Java programming language. In particular, no two concurrent
threads can execute any synchronized methods at the same time, even if these operate
on different objects or are implemented by unrelated classes. Finally, JOP is also the only
processor that is not available with a CLDC implementation.
Considering the architectural features, the picoJava-II is distinguished among the selected
processor by implementing instruction folding. On the other hand, it is typical to revert to
microcode and to software trap handlers for the implementation of more complex bytecodes.
Merely, FemtoJava does not require these mechanisms as its instruction set simply lacks all
the more complex instructions. Software trapping or microcode implementations are also
common for the scheduling. However, Komodo handles a set of four active threads by a
hardware priority manager [ULP+02].
More diversity is found in the implementation of the runtime stacks. All of the shown
processors use an on-chip stack buffer either implemented as multi-port register file or within
on-chip memory. Both JOP and SHAP mitigate the lack of ports to the stack memory by the
registering of the two topmost stack entries. SHAP even implements a pure on-chip stack
without spilling to memory. Last but not least, Komodo is distinguished by the fine-grained
hardware scheduling mentioned before, and SHAP by a fully concurrent hardware garbage
collection module, which is deeply integrated into the memory manager.
2.2 Efficient Bytecode Execution
2.2.1 General Aspects
The execution of Java applications faces two major performance bottlenecks:
1. The JVM is often not the native execution platform but is itself emulated on some other
host platform.
2. The classes constituting an application are only loaded, verified and linked at run time.
Both of these issues demand runtime resources, which, thus, cannot contribute to the actual
execution of the application.
The emulation of the JVM is most easily achieved by interpretation. This approach pays
a permanent price in terms of the achievable performance. The just-in-time compilation, on
the other hand, rather invests into more space claimed by the compiler infrastructure to gain
a long-term speed advantage when the same code is executed multiple times. The dynamic
adaptive compilation even invests into an additional monitoring and profiling infrastructure to
identify the execution hot spots, which can then be re-compiled with increasingly aggressive
optimizations. This ability to adapt dynamically to the actually encountered workload even
has the potential to outperform classic compiled applications.
Apparently assuming a runtime compilation anyhow, modern Java bytecode compilers typ-
ically generate straightforward code. They follow a template-based compilation that compiles
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all statements and control structures of one kind into the same basic bytecode pattern. In fact,
this approach may even assist runtime compilers as they can, for example, easily identify
common control-flow structures within such code by the identification of the used compi-
lation patterns. Experiments performed together with Marco Kaufmann confirmed that the
optimization on the pure Java bytecode level is mostly in vain. The evaluated Soot opti-
mizer [VRHS+99] rendered attractive neither for applications executed on the Sun JVM nor
on SHAP. This observation confirmed and reinforced the rather weak results already reported
by Vallée-Rai et al. [VRHS+99, VRGH+00]. This result was unfortunate especially for the
direct bytecode execution as practiced by SHAP. The optimization of the bytecode is the last
lever for code optimization. In consequence, I myself integrated essential optimization tech-
niques in the linking process for SHAP. These will be described in 4.1.1. In contrast to a pure
bytecode-optimizing approach, these techniques can and do exploit link-time knowledge.
2.2.2 Bytecode Linking
The loading, verification and linking of classes to be incorporated into an application is gen-
erally a one-time effort. However, the result of the linking process is very performance-
sensitive. In the case of Java, the linking involves the resolution of the constant pool, which
is a class-wide table of indirect bytecode operands such as:
• integral constants beyond the range of 16-bit two’s complement numbers,
• all floating-point constants other than 0.0, 1.0, and a single-precision 2.0,
• String constants,
• type constants identifying classes, interfaces or array types,
• references to static and instance fields, as well as
• references to static and instance methods.
This resolution should not only eliminate the indirection through the constant pool but should
also resolve the textual references to types and members to replace them by direct pointers.
As this resolution is a rather expensive procedure, even Java interpreters soon introduced
quick variants of the affected instructions. These replace their original bytecode after its
initial resolving execution (cf. [LY96]). Thus, all subsequent executions operate on resolved
values. In the domain of desktop JVMs, this approach has been widely superseded by the use
of dynamic compilation techniques, which might be viewed as extending the performed data
resolution to the code.
As seen before, the embedded Java execution is somewhat more diverse. With tighter
resource constraints, they typically avoid the profiling infrastructure needed for an adaptive
dynamic compilation. Besides full JIT and interpreter implementations, many embedded
platforms require an offline pre-processing that anticipates parts of the application linking.
This offline implementation reduces the space requirements on the device and reduces the
associated runtime costs.
An important observation is that the execution of Java applications always requires some
pre-processing to link the involved classfiles. In contrast to other compilers, the Java com-
piler does not produce a directly executable application but rather a generic intermediate
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code representation. It can trust on the class loading process to perform the final translation
step including standard or even architecture-specific compiler optimizations. Conversely, this
implies that the direct execution of the generic bytecode is most likely suboptimal. While
dynamic adaptive compilation approaches address this issue by the pointed optimization of
identified hot spots, embedded platforms without such an infrastructure can possibly include
appropriate measures in the pre-processing of the application.
2.2.3 Object-Oriented Bytecodes
Overview
The actual execution of individual Java bytecodes is mostly straightforward and does not
offer a great deal of technical implementation alternatives. It is mainly the more complex
object-oriented bytecodes, which offer opportunities for implementation trade-offs. Of them,
this work will focus on type inclusion tests and dynamic method dispatching. While type
inclusion tests are triggered by the checkcast and instanceof bytecode instructions,
dynamic method dispatches are initiated by invokevirtual for class methods and by
invokeinterface for interface methods.
One of the most prominent features distinguishing object-oriented code from procedural
structured programming is the polymorphic nature of its objects, which raises this abstrac-
tion over the related static abstract data type (ADT). This polymorphism is implemented on
the basis of the late binding of method invocations, which is also called dynamic method dis-
patching. As already shown by Radhakrishnan et al. [RVJ+01] for the retired SPEC JVM9823
benchmark and by El-Kharashi et al. [EKEL00] for the CaffeineMark, method invocations are
a significant and, moreso, time-consuming operation in the dynamic instruction mix of Java
execution.
The reader is referred to Appendix A for a detailed account on the development of object
orientation and different type system abstractions. Specific approaches for the implemen-
tation of the dynamic method dispatch also in other language environments are detailed in
Appendix B. In the context of Java, it is important to recall that it is a statically typed lan-
guage with single class inheritance. Multiple inheritance is restricted to interface subtyping,
which declares the commitment to implement a method invocation contract but does not allow
the actual inheritance of instance state or method implementations. The class type hierarchy
is rooted at a single common superclass, java.lang.Object or Object for short.
The single-inheritance class hierarchy forms a join-semilattice C whose elements are par-
tially ordered by the reflexive subclass relationship. For any two C1,C2 ∈C, there is a unique
least upper bound, the most specialized common superclass. This allows the efficient imple-
mentation of the type inference for the classic bytecode verifier as long as only classes are
considered. Also, there is a single linear path from any C ∈ C to the Object root in the tree
of the semilattice. Along this path, each individual subclass extends its immediate superclass
monotonically in terms of instance state and in terms of the supported method interface, i.e.
the messages an instance understands.
The linear extension of classes allows any subclass to simply adopt the instance layout and
the structure of the virtual dispatch table from its superclass. It merely needs to append its
own extensions. The virtual method table is a well-established, efficient technique for the
23See: http://www.spec.org/
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dispatch of virtual method calls. Also, type inclusion tests for classes can be implemented
efficiently as by COHEN displays [Coh91]. These arrays exploit the fact that a class C ∈ C
has a unique depth in the semilattice of the inheritance hierarchy. It is found at this depth on
all paths leading from the root to any of its subtypes. In essence, both type inclusion tests
and virtual method dispatches can be implemented in constant time as long as only classes
are involved.
This situation changes when interfaces come into the picture. As interfaces cannot de-
fine an instance state that is inherited by subtypes, the object state is contained to the class
hierarchy and its linear extension can be maintained. Type inclusion tests as well as inter-
face method dispatches, on the other hand, become more complicated. Without the bene-
ficial semilattice properties, even the classic type inferring bytecode verifier refrains from
considering interface types [LY99, § 4.9.2]. In consequence, more checks are left to be
performed at run time. Thus, an invokeinterface instruction is specified to perform
its own type inclusion test at run time although this could typically be done once and for
all statically. None of the various suggestions to expand the type inference to interface
types [Gol98, Qia00, KR01, Cog03] has ever been widely adopted or even been standard-
ized. They were, finally, superseded by JSR 202 [Javb], which introduced the type-checking
verification known from the CLDC to the J2SE. This approach avoids the type inference
problem altogether.
Concrete implementations of the interface subtype testing and interface method dispatch-
ing are trading space for time and vice versa. Large sparse data structures or slow linear
searches are quite common in the very diverse approaches encountered in JVM implementa-
tions. The next few paragraphs will detail this interesting aspect of interface type handling in
prominent JVMs. It is noteworthy that none of these have adopted a variant of the more gen-
eral this-pointer adjustment as known from the multiple-inheritance language C++ [Lip96].
CACAO
CACAO [KG97] was initially released in 1997 by a research group around Andreas Krall at
the TU Wien as one of the first JVMs featuring on-demand just-in-time (JIT) compilation. It
was released as open source in 200424.
The CACAO JVM employs a traditional class instance layout that is linearly extended for
the state variables added by subclasses. The very first element of the object state at the special
offset of -1 (negative one) is a constant pointer to a data structure identifying the runtime class
of the represented object. This data structure contains a virtual method table backing the
implementation of the invokevirtual bytecode as well as one of two alternative tables
used for the dispatch of interface methods. Both of these tables can be extended linearly for
subclasses by growing into the positive as well as the negative offset directions.
The first table variant used for the interface method dispatch is depicted in Fig. 2.1. It
comprises a sparse array with slots designated to the individual interface types known to the
running system. A valid pointer to an interface method table, also known as itable, is only
contained in slots assigned to interface types implemented by the represented class. Just like
the VMT, these itables contain the addresses of this class’s implementations of the methods
declared by the interface in a fixed order. Thus, the invokeinterface instruction can be
implemented by just one more indirection as compared to a regular virtual method call.
24Project website: http://www.cacaovm.org/
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Figure 2.2: CACAO: Fast Class Descriptor Layout (see [KG97])
The second variant aims at the elimination of this additional indirection by merging the
itables directly into the sparse interface table. This approach yields a sparse array whose slots
are designated to individual interface methods. While this certainly achieves the elimination
of one indirection, it also intensifies the high memory demand of the already sparse original
data structure. It is stated that selector coloring [KG97] is used to share interface method
slots for table size reduction. This requires the involved interfaces to be independent so that
no class implements distinct interfaces with the same color at the same time. Thus, this
approach will incur severe interface table recalculation costs when such an assumption is
falsified by additional types loaded at run time. Selector coloring further requires an explicit
type check before the execution of the interface method. A valid interface method pointer
in the requested table slot does not imply that the intended receiver implements the desired
interface as it may only point to a method implementation for an unrelated interface. The
type inclusion test is based on a set inclusion test built with simple bit fields, which identify
all supertypes.
Jalapeño
Jalapeño [AAB+00] is a Virtual Machine by IBM created for server environments. It has
been released to the public as an open-source research testbed in 2001 and has been known as
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/ / Reg . t 0 c o n t a i n s r e f e r e n c e t o r e c e i v e r .
L s2 , # t i b _ o f f s ( t 0 ) / / s2 p o i n t s t o TIB o f r e c e i v e r .
L s2 , # i m t _ s l o t ( s2 ) / / s2 i s l o a d ed w i t h r e l e v a n t IMT s l o t .
L s1 , # s i g n a t u r e _ i d / / s1 r e c e i v e s u n i q u e ID f o r d i s a m b i g u a t i o n .
MTLR s2 / / C a l l method from IMT s l o t s t o r i n g t h e
BLRL / / r e t u r n a d d r e s s t o t h e l i n k r e g i s t e r ( LR ) .
Listing 2.1: invokeinterface Assembled for PowerPC [ACF+01]
the Jikes RVM (Research Virtual Machine) since25. Except for a minimum of glue functions
relaying Java method calls to the C system API, Jalapeño and its runtime system are imple-
mented in Java. Nonetheless, the implementation of Jalapeño requires thorough knowledge
of the host machine as it pursues a compile-only approach translating every Java method to
native binary code before their initial execution – of course, by employing a Java-coded com-
piler. Profiling is used to identify execution hot spots, which can be scheduled dynamically
for more advanced re-compilation involving more expensive code optimizations.
The Jalapeño Virtual Machine pioneered a very efficient interface method dispatch mech-
anism, which diverged interestingly from both the naïve reflective search and the itable ap-
proach as used by CACAO. The Jalapeño approach utilizes a single fixed-size IMT (Interface
Method Table)26, which is used for the dispatch of the methods concerning all the interfaces
implemented by a class. The signatures of methods that become known to be part of an inter-
face are assigned globally to IMT slot numbers in a round-robin fashion. The corresponding
slots in a class’s IMT are filled lazily with the pointers to interface method implementations
as soon as it is discovered that a class implements a certain interface. Only if a conflict arises,
a native relaying disambiguation stub generated on the fly will be addressed by the table slot.
The assembler sequence compiled for an invokeinterface bytecode closely resem-
bles a regular virtual method call. First, the base address of the type information block (TIB)
is obtained from a constant offset within the receiver object. This TIB contains both the
VMT and the IMT at known offsets. Thus, a second access to a constant offset of the TIB
yields the address of the method to be called. The only additional work as compared to a
regular virtual dispatch is the passing of a hidden parameter, which identifies the interface
method uniquely. This parameter is often ignored and only used by disambiguation stubs.
The assembly implementing this procedure on a PowerPC is shown in Listing 2.1.
Consider the example type hierarchy of Fig. 2.3 with two interfaces together declaring five
distinct interface method signatures. Let the fixed IMT size of the executing Virtual Machine
be four. Assume that the interface I1 and I2 become known to the system in this order so
that the unique signature identifiers and the IMT slots are assigned as shown. The completed
IMT of class B must dispatch to five distinct methods while only containing four slots and,
thus, necessarily contains a conflict. While all other IMT slots directly identify the method
implementation to be called and simply ignore the hidden signature identifier, the conflict
slot is backed by the native disambiguation shown in listing 2.2, which evaluates the hidden
parameter for conclusive dispatch. It is important to note that the disambiguation stubs do not
25Project website: http://jikesrvm.org/
26Be aware not to be misled by naming: While VMT and IMT sound alike, it is the VMT and the itable,
which both represent dense, type-specific, direct dispatch tables. The IMT, on the other hand, is a fixed-size,
hashed data structure likely to contain both spare slots as well as conflicts.
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+h()
+g()
+f()
I1
+j()
+i()
+h()
I2
A
+f()
+g()
+h()
B
+i()
+j()
IMT Slot Assignment
ID Slot
f() 0 0
g() 1 1
h() 2 2
i() 3 3
j() 4 0
IMT Contents
A B
0 @A.f() @B_stub0
1 @A.g() @A.g()
2 @A.h() @A.h()
3 — @B.i()
Figure 2.3: Example of Filled IMTs with a Conflict
@B_stub0 : / / t 0 : r e f e r e n c e t o r e c e i v e r
/ / s1 : u n iq u e ID as a h i dd e n pa r am e te r
L m0 , # t i b _ o f f s ( t 0 ) / / Load r e c e i v e r TIB .
CMPI s1 , # i d _ f / / Compare h i dd e n pa r am e te r w i t h ID o f f ( ) .
BNE @L / / Branch i f n o t e q u a l .
L s0 , # v m t _ o f f s _ f (m0) / / Load a d d r e s s o f f ( ) f rom VMT .
MTCTR s0 / / Jump t o f ( ) th r o u g h c o u n t r e g i s t e r (CTR)
BCTR / / w i t h o u t t o u c h i n g l i n k r e g i s t e r .
@L: / / I n v o k e j ( ) j u s t l i k e f ( ) above .
L s0 , # v m t _ o f f s _ j (m0)
MTCTR s0
BCTR
Listing 2.2: PowerPC Native Disambiguation Stub for two Targets (after [ACF+01])
alter the return address stored in the link register (LR). Thus, they will not occupy a frame
on the call stack and the invoked interface method will return directly to the caller bypassing
any stub that might have assisted the dispatching process.
The concrete implementation as presented by Alpern et al. [ACF+01], which served as
blueprint for the listings shown, leaves some potential for minor optimizations. Register
m0 is used as a scratch register for addressing the TIB within the disambiguation stub. It
could be used as such already in the basic invocation sequence. Leaving its value intact
would allow the elimination of the first load from each generated stub. Also, having the stub
obtain the effective method address indirectly through the VMT deserves some review as a
class-specific stub would allow a direct branch to a resolved constant address. The indirect
implementation, on the other hand, would allow a stub to be inherited to subclasses as long
as they do not introduce their own additional conflicts on the IMT slots. This space-time
tradeoff is not discussed in the original IMT publication.
Type inclusion tests in Jalapeño [ACG01] also differentiate between proper classes and in-
terface types. Class tests employ COHEN displays. These are padded to some small minimum
size so as to avoid the bounds checking for all tested types within this inheritance depth. On
the other hand, interface type tests, use implements trits arrays with a fixed index assigned to
each interface. These arrays are similar to bit fields but encode a third MAYBE value, which
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Figure 2.4: Example Virtual Table of a Class Loaded by the SableVM (see [GH01])
is only resolved to a definite answer by an apparently more complex procedure when needed
for an actual type test. This approach enables the full exploitation of lazy class and interface
loading.
SableVM
The SableVM [GH01] is, like the Jikes RVM, an open-source research Java Virtual Ma-
chine27. Unlike the latter, the SableVM emphasizes portability and maintainability over per-
formance. It is, thus, implemented as a Java bytecode interpreter written in C, which strives
to increase efficiency through host-independent, high-level techniques. The SableVM was a
testbed for several sophisticated interpretation techniques [GH03]. The type inclusion tests
in the SableVM employ COHEN displays for classes and bit fields for interfaces.
The interface method dispatch in the SableVM utilizes a sparse array of interface method
pointers. Together with the VMT, which is used to dispatch regular virtual method calls, and
some other class-specific metadata, this interface virtual table forms the now bidirectional
virtual table of a class. Unlike CACAO, the SableVM reserves each slot for a single interface
method signature and does not apply coloring for compaction. Instead, it returns the memory
occupied by unused slots of the table to the memory manager of the loading class loader so
that it is available for other purposes. An example virtual table layout is depicted in Fig. 2.4.
Using this dispatch data structure, virtual and interface method calls are alike except for the
27Project website: http://www.sablevm.org/
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sign of the used table offset. Both calls only involve the indirection through the virtual table,
which is associated with the receiver of the call as its type identifier.
The SableVM bounds the size of the sparse dispatch tables by some system constant N so
as to avoid an explosive need for large memory areas when extraordinarily many interface
method signatures are alive. Any newly discovered interface method signature that does not
fit among the first N will be dispatched by a slower searching procedure.
JOP
In contrast to the software JVM implementations introduced so far, JOP (Java Optimized Pro-
cessor)28 is an embedded bytecode processor, which executes applications pre-linked from
standard classfiles. It was developed as the core of the PhD thesis by Martin Schoeberl at the
TU Wien [Sch05c]. Much like SHAP, JOP enables the efficient development of embedded
applications in the productive Java language environment while maintaining small resource
requirements.
Concerning the virtual dispatch of method invocations, JOP follows the traditional table-
based approach. While the virtual method calls are dispatched through a dense VMT, inter-
face method dispatches utilize a potentially very sparse interface table. Like the VMTs, these
interface tables are directly integrated into the class type information but only of those classes
that implement, at least, some interface. The slots of the interface table are assigned globally
– one to each method declared in an interface.
The concrete implementation of both dispatch mechanisms in JOP are subject to untypical
restrictions, which are not clearly documented and may, thus, cause unexpected behavior and
errors. Most severely, the construction of the VMT suffers a deficiency as it is directed by the
method signature only and disregards visibility issues29. This may provoke false overrides,
which cause surprising behavior or could even be used on purpose to intercept inaccessible
method calls. As the VMT construction is performed by the offline pre-linker, the argument
of high runtime costs does not hold in this case. It may, perhaps, justify the lacking type
check before the interface method dispatch. On the other hand, this type check can usually
be performed ahead of time by a more thorough data flow analysis and type inference by the
offline pre-linker, which has, however, not been done either. Thus, developers must take care
to always work on a consistent set of classfiles. What would normally deliver a useful report
of an IncompatibleClassChangeError will have JOP simply go astray.
The choice of implementing the interface method dispatch through a sparse interface table
is justified by the low use of interfaces within embedded applications. Thus, the effective
memory overhead should be kept low due to the presumed design of the practical relevant
applications while having a fast constant-time dispatch mechanism. On the other hand, this
choice is likely to unduly preclude further development of the platform towards the support of
additional utility APIs, many of which make increasingly heavy use of interface types. This
is prominently true for the essential Java Collection Framework (JFC) from java.util,
for the implementation of remote services using the Remote Method Invocation (RMI) from
java.rmi but also for the SQL-based database access using java.sql.
JOP implements type inclusion tests as a service Java method of the runtime library. While
it also uses bit fields for interface types, it implements a primitive WIRTH loop [Wir88]
28Project website: http://www.jopdesign.com/
29For the background of this issue refer to Appendix C and see my confirmed bug report: http://www.
soc.tuwien.ac.at/trac/jop/ticket/10.
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for class types. This loop simply walks up the class hierarchy to find a match among the
encountered subclasses. Thus, its run time depends on the derivation depth of the runtime
type from the tested type. A failing type check even has to walk up the complete inheritance
hierarchy from the runtime type all the way to Object.
OpenJDK
One of the most prominent JVM implementations in the personal computing domain is the
one Oracle inherited when acquiring Sun. Large parts of this platform have been released
as the open-source OpenJDK30. In contrast to the implementations seen so far, it takes a
straightforward approach to the interface method dispatch involving a true linear search. The
search is based on a list also called an itable, which matches interface type identifiers
with pointers to the associate dispatch tables. In contrast to CACAO’s notion of itables,
these lists are dense data structures. However, this gain in memory efficiency requires a linear
search of the appropriate entry in comparison to its direct retrieval through a table index.
SHAP
The interface method dispatch I implemented on SHAP is distinguished by combining dense
dispatch tables with a non-searching indexed method lookup. This approach, thus, offers both
an economic use of memory resources and a fast dispatch, which is guaranteed to complete
in constant time. The initial implementation [PZS07b] was later refined to reduce the number
of lookup indirections to one (1) at the cost of a potential increase of the table size as will be
shown later. The basic approach relies on a data-flow analysis (DFA) of the Java bytecode,
which refines the available type information. This type information is then used to identify
coercion points, at which object references are colored according to the required interface
type. This coloring is, too, a fast constant-time operation. This is somewhat similar to the
this-pointer adjustment performed by C++ compilers. Its adjustment is, however, restricted
to administrative data accompanying the reference and does not affect the location, at which
the colored object is accessed in memory.
Reference coloring also allows a very fast, constant-time instance type verification. In
contrast to the other implementations, it distinguishes such type checks from explicit down-
casts. The latter, in fact, require a linear search of the virtual table, which is implemented
by a service Java method of the SHAP runtime library. Thus, true interface type casts are
significantly slower than type checks. On the other, it will be seen that they are quite rare in
applications. Type inclusion tests for classes are based on COHEN displays.
Summary
Tab. 2.2 contrasts the described interface method dispatching approaches. It shows that mem-
ory efficiency and dispatch time are contradicting optimization goals, which require some
compromise in the implementation. On the extreme sides, there is the searched list as in the
OpenJDK and the sparse indexed dispatch tables as used by CACAO or JOP. The SableVM
attempts to improve on the latter approach by returning the unused memory areas within the
sparse dispatch tables to the memory management and by imposing an upper bound on the
30Website: http://openjdk.java.net/
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Table 2.2: Summary of Interface Method Dispatch Approaches
Platform Memory Efficiency Dispatch Time
CACAO: sparse indexed itable – +
Jalapeño: hashed IMT + (+)
SableVM: sparse indexed interface table / search (–) (+)
JOP: sparse indexed interface table – +
OpenJDK: dense searched itable + –
SHAP: dense indexed itable + +
table size. Its fallback to a search after the consumption of the table capacity helps to re-
duce the further memory requirements. However, it also ruins the dispatch time, which could
otherwise be guaranteed to be bound by some constant time accounting for the indirect ta-
ble dispatch. Finally, the hashed IMTs used by Jalapeño, establish a solution that reportedly
works well in practice. It employs small tables, which often dispatch directly to the invoked
interface methods. However, this approach also falls short of providing any guarantees about
the dispatch time due to the required linear resolution of conflicting slot assignments. Note
that the good assignment of IMT slots is closely related to the selector coloring without con-
flicts. SHAP offers the only implementation, which offers a fast indexed method lookup
through a dense dispatch table, which is enabled by a static data flow analysis of the bytecode
prior to its execution.
In terms of type inclusion tests, COHEN displays seem to be the mechanism of choice for
classes. The classic WIRTH loop only remains in JOP. Bit fields are commonly used for
interface type tests. Only the reference coloring implemented by SHAP diverts significantly
from this approach.
All in all, the handling of interface types displays an interesting diversity even in typical
software JVMs. Practical implementations are regularly based on sparse data structures or
slow table searches. Thus, they require either an investment in memory space or result in
longer and non-constant execution times. Both resources are especially valuable in the em-
bedded application domain. SHAP’s reference coloring constitutes a feasible approach that
enables an economic use of both of them.
2.3 Hardware Assistance
As already summarized in Tab. 2.1, several embedded Java processors provide designated
hardware modules to take care of specific system functions. They relief the CPU of the
implemented task and, thus, exploit hardware concurrency to improve the observed system
performance. The special focus of this thesis will be restricted to a hardware stack, method
code caching, and a self-managed heap.
2.3.1 Hardware Stack
As a stack machine like the JVM accesses the operand stack literally constantly, it is bene-
ficial to provide a fast access path to the stack data and to buffer its topmost entries within
the CPU to relief the memory data path. In fact, some caching of the stack content is an ab-
solute imperative in order to hide the memory latency. Due to the typical data dependencies
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between adjacent instruction in stack computations, outstanding memory requests can hardly
be tolerated without stalling the computational process. The positive aspect of stack caching
is that the access to its contents is very much focused on its top part so as to yield a high
spatial locality.
One frequent approach is the mapping of the stack to a register file as it is done by picoJava
and the aJ-100. This internal code translation to a register-based execution is avoided by pro-
viding a direct hardware stack abstraction. Both Komodo/jamuth [UW07] and JOP [Sch09]
use an on-chip stack cache. The JOP design of the stack reduces the number of ports required
from the backing RAM by placing the two topmost stack elements into registers. The cache
memory is spilled to and restored from heap memory as needed. The state of the on-chip
stack buffer is maintained by a stack pointer (sp) and a variable pointer (vp). These ad-
dress registers are exposed to the CPU, which controls them. While the simple but frequent
increments and decrements of the stack pointer are implicit to the relevant microcode instruc-
tion, all more complex manipulations are programmed explicitly. The CPU is further granted
random access to the buffer memory and exports this capability to the runtime library.
The stack implementation on SHAP also buffers the two topmost stack elements in reg-
isters. In contrast to JOP, all of the remaining stack memory is allocated on-chip. Func-
tional encapsulation is much more emphasized, which results in an autonomous hardware
stack module. All status registers are maintained and managed internally. Stack memory ac-
cess is restricted to the current method frame and only available through access mechanisms
needed for implementing Java bytecodes. Finally, a dynamic stack memory management
is implemented to allocate stack space to executing threads according to the demand of the
application.
2.3.2 Method Caching
Method caching is a code caching technique pioneered by JOP [Sch04]. Its purpose matches
that of the traditional instruction cache, which it replaces in architectures employing this
technique. Also following the principle of locality, continuous code is buffered within a fast
memory located close by the core for the time of its presumed intense use. While a traditional
cache uses a rather arbitrary fragmentation of the code into cache lines, a method cache is
aware of the abstraction of a method as a bounded container of code.
The knowledge about methods enables the method cache to assume the task of address
translation. The core can retreat to using simple bytecode offsets into the method code space
after switching the cache to a new method by providing it with the corresponding memory
reference. The initial bytecode instruction of every method is located at offset zero (0) with
all others following sequentially31. Also, branching is contained to the scope of a method
in Java. Method boundaries can only be crossed by method invocations, returns, and the
unwinding of the call stack by an exception.
Schoeberl motivates the introduction of a method cache in JOP by the simplified deter-
mination of the worst-case execution time (WCET). As a method is loaded in full upon a
context change by an invoke*, *return or athrow instruction, the associated costs can
be easily attributed to these events. Intercepting cache misses during the execution within one
method are impossible. Also, there is no interference with memory accesses for data during
the code execution. Thus, cache effects can be greatly eliminated from the intraprocedural
31Unlike, e.g. FORTRAN, Java does not know the concept of multiple entry points to subroutines.
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WCET analysis. However, a tight WCET bound still requires a thorough analysis preferably
yielding a static method invocation trace so that method hits and misses can be predicted
safely. Such trace analysis will not be covered by this thesis.
Method caching has not been widely adopted in hardware JVM implementations. Its great-
est drawback is most likely that it is not a transparent layer in the memory hierarchy and can-
not be simply sandwiched into an existing architecture. It is rather a very specific solution,
which is deeply integrated into the architecture. Besides JOP, only SHAP is known to take
this approach as well.
JOP employs a traditional division of the method cache into cache lines called blocks.
Cached images of method code are aligned to these block boundaries. Individual methods
may span multiple adjacent blocks. The remainder of a cache line behind the end of a method
code is unused. The mapping of methods to cache blocks is fully associative. This is feasible
as the block count with up to 64 blocks is kept low. This will result in fragmentation when
the resulting block size grows beyond the size of the majority of cached methods.
SHAP allows to choose from different method cache implementations. The default im-
plementation uses a true method cache buffering complete methods. In contrast to JOP’s
implementation, it fully eliminates the fragmentation of the cache memory by dense space
allocation. It further backgrounds the code fetching for increased performance without harm-
ing the guaranteed WCET. Finally, the prediction of cache hits and misses can be localized for
the implementation on SHAP so that a WCET analysis can be simplified and validly applied
to fractions of call traces.
2.3.3 Managed Object Heaps
2.3.3.1 Motivation
One of the system tasks that received early attention also from hardware designers was the
management of the main memory. Efforts to raise the abstraction level of this vital system
resource above a plain unstructured storage space with direct hardware support were already
implemented in the 1970s. In particular, this includes the notion of objects that establish
coherent, non-dividable data structures within the memory and the management of their life-
cycle. This lifecycle management becomes especially interesting when it includes garbage
collection, i.e. the automatic reclamation of memory space by the system when it recognizes
that the contained objects are no longer used by an application.
Automatic garbage collection is a tremendous relief for the programmer as the management
of memory pointers quickly becomes a tedious task. Wasting resources through memory
leaks in objects long forgotten and unreferenced is only one side of the problem. Dangling
pointers into stale or even re-designated memory can be very treacherous and hard to discover.
Indistinguishable pointers to objects allocated on the call stack add further to the management
complexity as their validity ends with the return from the procedure defining the referenced
object. Pointer copies surviving in lower stack areas or in heap storage must no longer be
used. Quite on the contrary, the garbage collection ensures both (a) that objects will survive
as long as they are referenced by a pointer and (b) that object memory is reclaimed after the
last reference to it disappeared.
The security gain achieved by the garbage collection can be further enhanced by a strict
separation of primitive data (numbers, characters) and memory references including the ban
of all means that allow an application to invent memory references as by pointer arithmetic.
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In such a restricted execution environment, two sets of objects without mutual references
are naturally and safely isolated without requiring other protection schemes as by page as-
signments or access restrictions. This enables a very fine-grained memory allocation, which
allows concurrent applications and processes to simply share the same global heap storage
without compromising mutual protection.
While traditional garbage collection offers a technology for the automated management
of the system memory, this would be equally beneficial for other system resources. The
latter may be achieved on the basis of the memory management by providing a notification
means that allows the garbage collector to announce the collection of a memory object that
represents the resource to be managed. As this event signals the end of its use, necessary
cleanup work to reset the resource into a neutral idle state may so be initiated. Finalizers and
weak references with reference queuing are common techniques to implement the required
notification mechanism. In the specific context of Java, both of these techniques are required
for J2SE platforms. J2ME platforms implementing the CLDC are only required to support
weak references without reference queuing.
2.3.3.2 Standard Techniques
The automated reclamation of unused memory may be based on reference counting or on
object graph tracing. Reference counting pays a small overhead for each construction, du-
plication or destruction of a reference value to identify the loss of the last reference to the
targeted object. Tracing, on the other hand, does not monitor the lifetime of reference values
but invests into the traversal of the whole alive object graph to distinguish components that
have become detached from the root set of references held by the mutator.
Reference counting is quite popular in scripting languages such as Perl32 and often pro-
vided as library utility in languages without built-in automated memory management such as
smart pointers in C++. It does, however, require special programmer attention in the use of
cyclic data structures since their comprising objects keep alive mutually even if the structure
as a whole is no longer reachable from the set of references available to the mutators. Tracing
collectors, on the other hand, are able to detect the unreachability of these structures. There is
a great variety of implementations of tracing garbage collectors. These can be distinguished
with respect to several aspects:
• the time of the collection relative to the mutators:
– Stop-the-world collectors stall the mutators to perform a full traversal of the object
graph, the heap scan, and the deallocation of unused memory within this pause.
– Incremental collectors reduce the execution jitter induced by full collection cy-
cles by performing partial collection work typically in association with a memory
allocation.
– Concurrent collectors operate from their own control flows independent from the
mutators. An interference with the mutators is not part of the collection approach
itself but results from competing accesses to shared resources like the memory
data path and the processor.
32See perlref manpage, e.g.: http://perldoc.perl.org/perlref.html
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• the parallelity of the collector implementation itself, which allows to distinguish se-
quential from parallel collectors. It is important to note that concurrent and parallel
are, thus, no synonyms when used to characterize garbage collectors.
• the identification of reachable objects: While copying collectors [HGB78] move reach-
able objects into an identifying address space as they are discovered in the graph traver-
sal, marking [DLM+78] collectors generally use flags or list association to identify
reached objects. In either case, the visited objects are further distinguished into those
whose own reference content has already been scanned and those who still require
processing.
• the relocation of objects: While copying collectors always move all reachable objects,
marking collectors may be moving or non-moving. Mark-and-sweep is the classic non-
moving approach with mark-and-compact being its moving counterpart. Both strate-
gies may be combined so as to pay relocation costs only when the memory fragmenta-
tion starts to hamper new allocations.
• the preciseness of reference identification. This distinguishes exact from conservative
collectors. While exact collectors utilize type-tagged data fields or object layout infor-
mation to distinguish primitive from reference data precisely, conservative collectors
avoid the processing of such information at the cost of having to regard any value that
matches a valid object address as memory reference. Thus, also unfortunate primi-
tive values may be considered living references and keep actually unreachable object
substructures alive.
It is important to note that an exact collection approach is required to make the collection
complete so as to guarantee the recycling of all objects that have become unreachable by
some definite time within the garbage collection cycle. This is a property that is desirable for
a predictable memory utilization. Additionally, every garbage collector must be sound and
guarantee that it does not recycle any object before it has become unreachable.
Although there is a great variety of tracing collectors, their central tracing can be inter-
preted as an instance of the ubiquitous tri-color marking [DLM+78]. This approach factors
the set of the objects hosted on the heap in three disjoint subsets by assigning one of the colors
white, gray or black. All objects are initially white. Then, all objects directly referenced by
the mutator, i.e. the roots, are turned gray. The actual traversal of the object graph takes one
gray object at a time, scans its content for references to white objects, turns these objects gray
and the scanned one, finally, black. The traversal completes when there are no gray objects
left. Remaining white have not been reached and their storage can be recycled.
The garbage collection concurrent to a mutator requires special attention as the mutator
may modify the structure of the traversed object graph in this process. Especially, it must
be prevented that the mutator uses a reference to get hold of some object subgraph and then
destroys this link as by overwriting before it has been followed by the object graph tracing.
This can either be achieved by a read barrier monitoring and graying the references the mu-
tator loads from the heap, or by a write barrier that ensures that white objects will be grayed
if their reference is about to be overwritten. These are snapshot-at-beginning barriers that
preserve the reachability of the object graph from the beginning of its traversal. The mu-
tator can be considered to be a black node itself. Instead, assuming a gray mutator allows
somewhat simpler incremental-update barriers, which, however, require a re-scan of the root
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set to produce only black references to determine termination. Refer to Pirinen [Pir98] for a
thorough overview.
The term real-time garbage collection is in use, at least, since the publication of Baker’s
copying collector [HGB78]. His justification for the term is its concurrent execution and the
bounding of the execution times of all memory operations by constants. Even the allocation
is very efficient using a simple bump-pointer scheme.
The real-time garbage collector of the JamaicaVM [Sie99], on the other hand, uses an
incremental approach. It integrates a GC-aware bytecode-to-native compiler, which instru-
ments the application code to enable a cooperative schedule including the GC. Every appli-
cation thread is also instrumented to copy all its root references into a global root array on
the heap before these scheduling points, which makes an explicit root scan by the GC unnec-
essary. Also, the memory is sliced into fixed-size block to prevent external fragmentation.
Objects and arrays larger than these blocks are composed as a hierarchical tree. One draw-
back of this approach is that memory accesses may differ in complexity as the depth of the
backing storage tree depends on the object size. However, this complexity can be bounded at
compile time for object field accesses, and it is bounded by practical limits for arrays. The
more severe disadvantage of this approach is probably the produced internal fragmentation.
This potentially leaves unused memory space at the end of the last block of an object. The in-
duced fragmentation costs cannot simply be countered by a smaller block size. This measure
would demand a larger number of internal blocks linking the storage tree.
The GC of the JamaicaVM has recently been parallelized [Sie10]. It is presented as a
real-time implementation with bounded execution times. The existence of these bounds is
justified on the level of the C implementation. Architectural impacts and structural hazards
within the shared-memory system are not evaluated. They apparently stage in the practical
measurements, which show unfortunate “outliers” [Sie10]. Countermeasures to prevent this
dilution of the guaranteed execution bounds appear not to be at hand.
As it is also done by the JamaicaVM, more recent literature typically extends the classifi-
cation of real-time to the whole execution platform. Real-time garbage collection can, thus,
only be guaranteed with an additional thorough understanding of the memory utilization pro-
file of the executed tasks so that their memory allocation demands can always be met by the
reclamation progress made by the collector. The characterization of the memory utilization
comprises, at least, bounds on the amount of data that can be live at a single point in time and
on the exhibited maximum allocation rate (cf. [Sie02, BCR03]). With these, garbage collec-
tion cycles can be triggered so that they complete with sufficient reclaimed memory to back
all allocation requests predicted for the running time of the next GC cycle. A fine-grained
characterization of individual execution phases of an application allows to further improve
the GC tuning.
It is difficult to obtain a precise characterization of the memory utilization profile of an ap-
plication. Siebert suggests a pragmatic measuring run of the application [Sie02]. Automated
derivations may eventually become available with WCET analysis tools. The difficulty is
best illustrated by the fact that the RTSJ33 [BBG+00] even introduces the new concepts of
immortal and scoped memory areas so as to avoid garbage collection during the mission alto-
gether. The new memory models essentially force the programmer to retreat to a disciplined
manual memory management based on a thorough understanding of object lifetimes.
33Real-Time Specification for Java
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The defragmentation of the free memory is an important issue for garbage collectors in
order to sustain an efficient memory allocation. While copying collectors avoid fragmenta-
tion in the first place, tracing ones include, at least, sporadic compaction phases. Page- or
segment-based compaction approaches are used in some systems to limit the relocation effort
to sparsely used memory areas [BCR03, azu08, PRS10].
The implementation of finalizers and weak references may or may not be based on addi-
tional notification or proxy objects. For instance, Ruby34 allows the registration of an arbi-
trary finalization procedure with an object, which will be invoked when the associated object
is deemed unreachable. Java designates the instance method finalize defined directly
within Object to this purpose. On the other hand, it uses explicit proxy objects to represent
weak references. These proxies are also the entities that can be enqueued to a reference queue
for notifying about an unreachable object.
Next to the strong regular references, Java knows three flavors of weak references that
distinguish several levels of reachability. If an object is not reachable along a path of strong
references only, it is still softly reachable if a path consisting only of strong or soft references
exists. Softly reachable objects are only reclaimed by the garbage collector when it is in
desperate need for memory space. They are, thus, a valuable means to implement caches.
If an object is not even softly reachable, it is still weakly reachable if it can be reached
on a path also including weak references. Weakly reachable objects will be scheduled for
reclamation by the garbage collector as soon as they are identified in the next collection
cycle. Together with a notification via a reference queue, these references are, thus, suited
for the automated management of resources. Finally, there are phantom references, which
establish the weakest level of reachability. They are distinguished from the weak reference
by the time of their enqueuing to a reference queue with respect to the potential execution
of a finalizer. While weak references will be enqueued before the invocation of the finalizer,
phantom references will be enqueued thereafter. As a finalizer may actually resurrect the
object being finalized, only the enqueuing of a phantom reference marks the definite end
of the lifespan of an object. Note that for an object without a finalizer, weak and phantom
references merge semantically35.
2.3.3.3 Hardware-Assisted Heap Management
Being a costly but valuable system service, hardware support for the relief of the main pro-
cessor from garbage collection tasks was sought early. Minimal hardware support for their
GC implementations was already built into some native LISP machines in the late 1970s
and early 1980s [HJSB80, Moo84]. These featured type-tagged memory words to identify
pointers and hardware-implemented read and write barriers.
One of the most ambitious efforts to implement a completely object-based memory and
system organization in a commercial computing system was Intel’s iAPX 432 [Lev84]. It
also provided low-level GC operations directly in hardware. The indirect memory references,
which were called access descriptors (AD), were strictly separated from primitive data using
34Official Website: http://www.ruby-lang.org/
35In contrast to the other flavors of weak references, the Java API particularly requires the unretrievable target
of a phantom reference to be cleared programmatically in order to become unreachable in spite of an alive
phantom reference to it. This peculiarity appears to stem from the avoidance of a software patent (http://
forums.sun.com/thread.jspa?threadID=5230019). It, in fact, prevents a complete semantic
blend of weak and phantom references, which is, however, of no conceptional importance.
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a bidirectional layout of the memory objects, aka segments. This same idea was reinvented
some 20 years later for the software SableVM by Gagnon and Hendren [GH01].
A fully hardware-integrated Garbage-Collected Memory Module was described by Nilsen
et al. [NS90, NS92]. Upon request from the mutator, which needs to provide a list of the root
objects, it employs a copying approach for an independent garbage collection. Although well
documented, this system has never been prototyped [Mey06].
Srisa-an et al. [SaLeMC03] describe a mark-and-sweep accelarator backed by allocation bit
vectors. Additional 3-bit reference counting within similar bit vectors is suggested for the fast
reclamation of low-fanin objects. The scalability of this approach is achieved by the caching
of partial vectors as directed by an undetailed software component. Also, this architecture
was merely simulated as C++ model and has not been included in any synthesized design.
The Komodo [PUF+04] architecture and its successor jamuth [UW07] support a very fine-
grained, low-cost thread parallelism on instruction level. This architecture enables the non-
intrusive execution of background system threads, one of which can be designated to the
garbage collection. Different implementations of mark-and-sweep algorithms based on the
tri-color marking are described.
Meyer [Mey04] described a RISC architecture, which features separate register sets and
storage areas for pointers and primitive data. The described distinction into pi and δ areas
within heap objects is essentially equivalent to the bidirectional object layout of the iAPX but
appears to be less elegant. Nonetheless, it enables a clear distinction among these kinds of
data as it is required for an exact garbage collection. A microprogrammed co-processor, fi-
nally, implements the actual GC with a copying approach [Mey05]. The required read barrier
is later backed by designated hardware so as to reduce its latency significantly [Mey06].
A hardware-implemented read barrier is also integrated in the commercial VM by Azul
Systems, which features a “pauseless” garbage collector [azu08]. The barrier not only serves
as a snapshot-at-beginning barrier to secure the concurrent heap scan but also detects refer-
ences to relocated objects so as to trigger a correcting trap handler. A hardware TLB36 is
used to match relocated references.
Gruian and Salcic [GS05] describe a hardware GC for the Java Optimized Processor (JOP)
[Sch03]. The implemented mark-and-compact algorithm requires the mutator to provide the
initial set of root references. As objects may be moved during the compaction phase, read
and write accesses to them must be secured by appropriate locks. The mutator may otherwise
proceed with its computation concurrently to the garbage collection. Reference and data
fields inside heap objects are distinguished by appropriate layout information associated with
each object’s type. Root references on the stack are determined conservatively only excluding
data words that do not resemble valid reference handles.
SHAP integrates one of the most feature-rich autonomous GC module with its memory
controller, which performs the garbage collection autonomously [PRS10]. The garbage col-
lection is exact by using the bidirectional object layout. Its inference with the application
execution is minimized by its low-level integration, which allows its own memory accesses
to be mostly drawn from cycles not used by the SHAP core. It appears to be the first embed-
ded GC module with direct support for weak references and reference queues. Matching the
increased management complexity, the memory management is, indeed, partially performed
in software. This is, however, executed by a designated minimal controller next to the SHAP
core and, thus, does not compete for the application processor.
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3 The SHAP Platform
3.1 Introduction
The SHAP platform1 has been developed by Martin Zabel and myself since 2006 as an em-
bedded Java platform. Its name has been coined from an initial focus on agent systems as
Secure Hardware Agent Platform. While this strict focus was soon abandoned in favor of a
generic Java-programmable embedded platform, the name remained.
SHAP continues the development of embedded bytecode processors. It maintains the goal
of providing a Java-programmable platform on very constrained devices. Like many of its
predecessors, this platform is partitioned into an offline pre-linker and the actual bytecode
execution on the device. This separation is reasonable since the analysis, verification and
linking of classfiles have a high demand on resources.
SHAP is distinguished from other preceding developments by overcoming quite a few
technical constraints while remaining within the highly constrained device domain. Whereas
pre-linking is, indeed, performed, its result is still a flexible application executable instead of
a static memory image – a necessary prerequisite for dynamic class (or in our case applica-
tion) loading at run time. The use of Java language features is not unduly constrained as by
assuming little use of interfaces (JOP) or even disallowing the use of any non-statically re-
solved method call (FemtoJava). The application programmer enjoys a regular, standardized
Java API as defined by the Connected Limited Device Configuration (CLDC) [Sun03] of the
Java 2 Micro Edition (J2ME) .
SHAP is an embedded realization of the Java platform, which offers a J2ME execution
environment providing a CLDC 1.1 API. While the applications are typically implemented in
the Java programming language and compiled by a suitable Java compiler, any collection of
proper Java classfiles forming an application may be employed on SHAP.
The core component of the SHAP platform is its microarchitecture, which provides a native
bytecode processor. This architecture is enhanced by specialized modules designated to vital
system services, which they provide autonomously exploiting coarse-grain hardware module
parallelism. These specialized service modules do not only increase the computation time
the cores have available for applications but they also, and most importantly, increase the
predictability of the system. So, SHAP features a self-contained, autonomous stack module, a
method cache that is aware of the method abstraction and an automatic memory management
with a concurrent garbage collection running independently from the application cores.
The SHAP platform software consists of the application pre-linker named ShapLinker and
an implementation of the CLDC runtime environment. The ShapLinker is a J2SE application
linking the classfiles of an embedded application to a SHAP application archive.
The SHAP runtime environment provides the CLDC 1.1 API implementation for applica-
tions executing on SHAP. It completely takes up the role of an operating system and includes
all essential system services such as the application loader or the weak reference handler. The
1Project Website: http://shap.inf.tu-dresden.de/
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Figure 3.1: The SHAP Application Employment and Platform Design Flows
SHAP runtime also comprises a few API extensions so as to support some convenient pro-
gramming features provided by contemporary J2SE compilers such as autoboxing, unboxing
and generics.
3.2 Application Employment
SHAP applications are assembled from regular Java classfiles, which have typically been
compiled from sources in the Java programming language. Given these classfiles, the Shap-
Linker composes an application archive that is ready to be downloaded to the SHAP proces-
sor. This process is illustrated on the left side of Fig. 3.1.
The ShapLinker is a regular J2SE application implemented in Java. Its processing of Java
classfiles relies on the external ASM library providing an “all-purpose Java bytecode ma-
nipulation and analysis framework”2. The processing of graphs is regularly accomplished
through the JGraphT3 Java graph library.
2Website: http://asm.ow2.org/
3Website: http://www.jgrapht.org/
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Table 3.1: Overview of SHAP Host Platforms
Host Platform FPGA Chip SHAP Communication Interfaces
Xilinx
Spartan-3 Starter Kit XC3S1000-4FT256 RS232, VGA, PS/2, USB*
Spartan-3E Starter Kit XC3S500E-4FG320 RS232, VGA, PS/2, USB*, Ethernet
ML 505 XC5VLX50T-1FF1136 RS232, VGA, PS/2, USB, Ethernet
Altera
DE2 Board EP2C35-6F672 RS232, VGA, PS/2
*Available through an extension module.
In a SHAP application, the main() method of, at least, one class is scheduled for execu-
tion. Multiple such entry points are, in fact, also supported directly by the runtime system,
which will start all of them in concurrent Threads of execution. Yet, all of these Threads
and all their children are associated to the same Application. This SHAP-specific ab-
straction subsumes some basic features of the J2SE system classes ThreadGroup and
ClassLoader, which are not part of the CLDC. It, for instance, enables the isolation of
the sets of classes between different applications even in the presence of class name clashes
so as to enable a safe resolution of classes by name at run time.
It must be noted that the application archive does not constitute a readily laid-out memory
image. It is rather a recipe describing the construction of Class objects, the allocation of
String constants and the entry point for the control flows. Moreso, it also includes most
of the system service to construct the required object tree and start up the application. This
allows a very concise initial low-level boot sequence while most of the loading process can,
in fact, be implemented in Java. As this approach constructs a regular object tree representing
the application, the purely object-based interface to the architecturally managed heap memory
is left fully intact. No back-door mechanisms for pre-loading special memory images are
required.
3.3 Target Platforms
The design of the SHAP hardware was carried out in synthesizable VHDL. As to provide a
helpful platform for research and education that allows a workable exploration of architec-
tural features and parameters, the design of the microarchitecture and its constituting modules
have been kept highly configurable through the intense use of generics. The extensive evalua-
tion of different running hardware configurations has been enabled by the use of prototyping
FPGA platforms. The design sources have been kept very portable with all platform-specific
components as for the efficient use of on-chip memory resources or the external memory
access factored out clearly. In consequence, SHAP is actively studied on a wide range of
prototyping boards as listed in Tab. 3.1. The available communication interfaces depend on
the specific platform boards. Additionally, simple visual output components such as LEDs,
LCDs or 7-segment displays are used for simple status output as they are available. Finally,
also an evaluative SHAP implementation on an ASIC library in 0,13 µm technology is avail-
able [Olu09].
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For the platform-specific synthesis, the vendor tools of the corresponding FPGA manufac-
turer are used, i.e. Xilinx’ ISE design Suite or Altera’s Quartus II. The SHAP architecture
incorporates programmed system components for the microcode implementation of the byte-
code execution and for the automatic memory management. Their corresponding sources are
compiled into appropriate memory images, which are included in the VHDL synthesis pro-
cess. While the microcode assembly relies on the retargetable assembler XASM by Marco
Kaufmann [Kau10], the ZPU4 code for the MMU is processed by the GCC toolchain5. The
complete platform design flow is illustrated on the right side of Fig. 3.1.
The system development process has further relied intensively on architecture and circuit
simulation. The architectural simulation of SHAP is performed on the basis of a TADL6
model, which has mostly been implemented by Martin Zabel. This model is executed on my
own retargetable architectural simulation engine [PKS04a,PKS04b,ZPS09]. This simulation
aids the pre-evaluation of architectural features before their costly implementation in VHDL
and offers a beneficial insight into the architectural state during the debugging of low-level
functionality. The tracing of issues in the VHDL design itself, of course, requires a more de-
tailed but also more expensive digital circuit simulation, for which the ModelSim simulator7
by Mentor Graphics was use.
3.4 Microarchitecture
3.4.1 Overview
The structural design of SHAP aims at a high-level separation of concerns among the indi-
vidual system components. The central processing unit is a native stack machine. Additional
designated and very specialized components assist this computing core in performing contin-
uous background tasks autonomously. These components include a stack module, a method
cache and a garbage-collecting memory management. All of them provide high-level oper-
ations for the use by the core resulting in a coarse-grain functional parallelism relieving the
core and sparing more processing time for the executed applications.
The microarchitecture of SHAP is summarized in Fig. 3.2. Besides the tightly integrated
stack module, its CPU uses two independent memory channels for data and for code, the
latter being buffered in a method cache. Although both paths join when accessing the phys-
ical memory, the core is, thus, constructed as Harvard architecture. While the CPU uses
designated signals to control the time-critical operations of the attached method cache and
memory manager, the latter’s configuration and statistics interface as well as the regular IO
are attached via the general-purpose Wishbone bus [Ope02]. High-bandwidth IO devices
utilize a DMA bypass to access the memory.
Fig. 3.2 also highlights some important core components that are configurable in SHAP.
This configurability is achieved through the use of VHDL generics, which are tied to their
individual values in a central board-specific configuration package. It does not only serve the
adjustments of the organizations of the stack, the method cache and the heap memory but also
selects the appropriate memory controller as well as the available and desired communication
4Zylin CPU: http://opencores.org/project,zpu
5Website: http://gcc.gnu.org/
6Tom’s Architecture Description Language (ADL) developed by myself to retarget my architecture simulator.
7http://model.com/
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Figure 3.2: The SHAP Microarchitecture
interfaces on the Wishbone bus. Additionally, the runtime operation of many components can
be monitored by a tracing infrastructure if a designated high-speed interface can be spared
for it. A selection of important hardware configuration parameters is shown in Tab. 3.2. Note
that the adaptation to a particular host platform further requires the specification of pin-out,
clocking and other timing constraints, which are not addressed on the VHDL level but by
tool-specific specification formats.
3.4.2 Instruction Set Architecture
The instruction set architecture (ISA) implemented by SHAP is derived directly from Java
bytecode. It, however, departs from its original in order to improve execution efficiency and
to provide the SHAP-specific low-level operations. The complete code table for the SHAP
bytecode instruction set is provided in Appendix D.1.
While simple stack manipulation and arithmetic instructions do not require any explicit
operands in a stack architecture, the object-based instructions even require a symbolic spec-
ification of their operands, which is achieved through an index into the class-wide constant
pool (CP). These symbolic references must be resolved prior to the actual bytecode execu-
tion. On the SHAP platform, this is achieved in a joint effort of the ShapLinker and the
application loader. This link-time resolution ensures that no runtime jitter is introduced by
this task during the execution of the application. It further allows to load off a significant part
of this task to the ShapLinker, which executes outside the constrained embedded platform.
The argument resolutions performed by the SHAP toolchain are summarized in Tab. 3.3.
Note that the resolved arguments regularly condense the carried information. For example,
the access to an instance field by PUTFIELD or GETFIELD merely requires the specification
of its offset within the runtime representation of the objects to be manipulated. The original
textual information about the class type and the field name were used to identify the correct
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Table 3.2: Configuration Parameters of SHAP Hardware
Parameter Typical Example Values
Core
Core Count 1,2,3, . . . ,9
Stack Block Count 32,64
Stack Block Size 64
Method Cache
Java PC Bits 11
Method Cache Architecture BumpRetInv
Memory Organization
Segment Size 214
Object Alignment 2
Significant Reference Bits 13
Significant Offset Bits 14
Reference Bias Bits 8
Physical Address Bits 18
Communication Interfaces
Boot and Primary Terminal Device UART / USB
Status Output Device 7-Segment-Display / LCD
Keyboard Input Device none / PS/2
Graphics Output Device none / VGA
Auxiliary Communication Device none / USB
Tracing Device none / Trace
DMA Device none / GPU
field within the runtime layout assembled by the linker. Finally, note the exception to the
general inlining: the loading of wide constants of the types long or double is translated
to loads from synthetic static fields generated by the linker. While this re-establishes an
indirection, this approach seems justified as such wide constants are used less frequently and
incur fairly high inlining costs occupying eight (8) bytes in the code stream.
Conjointly with the inlining of bytecode arguments to immediates, some of the affected
Java bytecodes are specialized. This split up into distinct SHAP instructions captures the
minimal type information required for its correct execution. Thus, the LDC instructions sep-
arate into one loading immediate primitive values of type int or float and one loading
immediate references for String and Class constants. The encodings used for these two
variants are taken from the original LCD and LCD_W bytecodes, which only differed in the
space reserved for their constant pool index. Also, the field access instructions are duplicated
as to identify loads from and stores to wide fields. An explicit distinction of reference fields
is not required in this case as this is achieved through the field offset within the bidirectional
object layout. This feature will be detailed in the description of the garbage collector in
Sec. 4.2.3.
On SHAP, also the branch instructions differ from their original Java counterparts as they
always take a two-byte absolute branch target address instead of a signed relative PC off-
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Table 3.3: Resolved Representations of CP-Accessing Bytecodes
Symbolic CP Resolved Inline
Opcode Operands Operands
ldc/ldc_w int numeric value
float numeric value
String String reference
Class Class reference
ldc2 long getstatic from a synthetic static field
double getstatic from a synthetic static field
getstatic Class.Field Class reference . fixed class field offset
putstatic Class.Field Class reference . fixed class field offset
getfield Class.Field fixed instance field offset
putfield Class.Field fixed instance field offset
invokevirtual Class.Method argument count . virtual table dispatch slot
invokespecial Class.Method Class reference . fixed method offset
invokestatic Class.Method Class reference . fixed method offset
invokeinterface Iface.Method argument count . itable dispatch slot
new Class Class reference
anewarray Class Class reference
checkcast Class Class reference
instanceof Class Class reference
set. This is, indeed, sufficient to cover the current JVM limit of the method size of 65535
bytes [LY99, § 4.10]. This adaptation allowed to merge the goto_w into the goto bytecode
instruction so that all branch targets are specified in the same address format. The control
flow bytecode instructions jsr, jsr_w and ret are not supported on SHAP. They have
never been part of the CLDC [Sun00a, § 5.3], [BLTY03] and have also been abolished by
JSR 202 [Javb] for the J2SE since version 5. They are no longer generated by Java compilers.
In addition to bytecodes for the low-level system access, SHAP implements a set of spe-
cial instructions for the manipulation of reference values. These are a unique feature of
SHAP, which enables a constant-time interface method invocation as it will be described in
Sec. 4.1.3. All the extended SHAP-specific bytecodes are privileged. The ShapLinker ac-
cepts them only within well-known native methods, which it itself links to the application.
Application code including these bytecodes on its own is refused.
The computational data types distinguished by the SHAP ISA are summarized in Tab. 3.4.
The omitted type returnAddress defined by the JVM Specification [LY99, § 3.11.1] is
not required on SHAP as the associated jsr /ret instructions are not supported. Observe
that the SHAP ISA, like Java bytecode, is not fully symmetric with respect to the available
integral Java language types. All the ones representable in 32 bits are processed in this native
word width. Remnants of the broader integral type system are only found in specialized
conversion and array access bytecodes.
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Table 3.4: Computational Data Types Distinguished by the SHAP ISA
Language Computational
Type Type Width
boolean int 32 bits
byte int 32 bits
char int 32 bits
short int 32 bits
int int 32 bits
float float 32 bits
reference reference 32 bits
long long 64 bits
double double 64 bits
The computational types to be supported by a JVM clearly suggested a 32-bit architecture
for SHAP, which only requires to distribute the values of the wide primitive types long for
64-bit integers and double for double-precision floating-point numbers over two words.
3.4.3 Data Representation
Both the 32-bit and the 64-bit integral computational types encode signed integers in the two’s
complement representation. The floating-point types are specified to follow the IEEE 754
standard. Merely, the encoding of the reference type is the sole responsibility of the JVM
implementation. This implementation is, however, greatly simplified if reference values fit
into a 32-bit int value and vice-versa. This not only fits well with a consistent data word
width of 32 bits but also eases the processing of Java classfiles, which assume that references
occupy the same space as the 32-bit values in the local variable area and on the operand
stack [LY99, § 3.6].
The SHAP architecture uses references that are transparent object handles, which are cre-
ated and managed exclusively by the memory manager. These handles are no direct memory
addresses so that the memory manager is free to move objects through the heap as long as it
maintains the correct association with their handle.
The use of reference handles reduces the pressure on the number of addressable compo-
nents as compared to the use of direct pointers. While handles must only identify the used
objects, pointers would have to be able to address each memory cell. Assuming an average
size of eight (8) words per object [LCFG02], this allows the reduction of the handle width by
three (3) relevant bits.
SHAP encodes references in 32-bit words. Considering its nature as embedded platform
with a comparatively small amount of heap memory, it is sufficient to identify a few thou-
sand or ten thousand objects. Thus, only a configurable amount of bits within the upper half
of the reference word are reserved to encode the object handle. The lower half of the word
is simply ignored by the memory manager so that it can be used by the runtime system for
its own internal purposes as summarized in Fig. 3.3. While regular references hold coloring
information used for the fast interface method dispatch (4.1.3), some special kinds of refer-
ences used internally by the runtime system have their own semantics to this auxiliary data.
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Figure 3.3: Layout of Reference Values
The regular use of this data in administrative computations inspired the use of the low half of
the reference word, which avoids necessary shifts for the data access. The displacement of
the handle part into the upper half, on the other hand, induces no more cost than an adjusted
wiring in the memory management.
Although no concrete value for the encoding of the null reference is mandated by the
JVM Specification [LY99, § 3.4], SHAP uses the obvious encoding as numerical zero (0).
This choice simplifies the required memory initialization of newly created objects [LY99,
§ 2.5.1] as it turns all the default values of all possible types into binary vectors of zeros.
3.4.4 Object-Oriented Bytecodes
The method dispatching in the context of Java was discussed thoroughly in Sec. 2.2.3. SHAP
implements the described standard techniques for the dispatches of non-virtual and virtual
methods, i.e. a direct invocation and a redirection through a virtual method table, respec-
tively. Both direct invocation targets and the dispatch entries in the virtual method tables are
specified as method pointers. Since SHAP does not know true memory pointers, these take
the form of 32-bit reference values as they were shown in Fig. 3.3. The contained memory
handle and auxiliary data specify the Class object, and the offset within this object, at which
the method implementation is found.
The concrete dispatch mechanisms as implemented on SHAP are depicted in Fig. 3.4.
Thanks to fully resolved bytecode arguments, static dispatches can read their invocation target
directly from the instruction stream. The virtual dispatches, on the other hand, are directed
by an offset into the virtual table of the Class object representing the runtime type of the
encountered receiver. Note that the recovery of the receiver from the method argument list
requires to know the number of arguments passed as it is the first in the argument list buried
the deepest on the stack. Thus, this number is included as another immediate operand to
the invokevirtual bytecode in addition to the virtual table index. Having retrieved the
receiver object rcv and the VT index idx, the method pointer of the effective method is
obtained with two memory accesses:
mp= 〈〈rcv.ref,CLS_OFS〉.ref,VT_OFS+idx〉
While the static and virtual method dispatching can build on established standard tech-
niques, the dispatch of interface methods is more involved and, as presented in Sec. 2.2.3,
handled rather diversely by different Java platforms. SHAP is distinguished by using the
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Figure 3.4: Implementations of Standard Dispatch Schemes on SHAP
technique of reference coloring so as to achieve a guaranteed constant-time interface method
dispatch without requiring sparse data structures. This will be detailed in the next chapter.
Type inclusion tests on SHAP use a COHEN display for classes. A regular checkcast
bytecode carries the class type to test against as an immediate reference operand. Library
functions allow it to be specified at run time. Given this reference cls to the represent-
ing Class object, a control word from a primitive instance field is consulted to obtain the
class’s depth in the inheritance hierarchy, which is then checked in the COHEN display of the
reference ref to test:
dc = 〈cls.ref,CTRL_OFS〉 – Depth of desired class
cr = 〈obj.ref,CLS_OFS〉 – Runtime class type of referenced object
dr = 〈cr.ref,CTRL_OFS〉 – Depth of object’s runtime class type
Test: (dc ≤ dr)∧ (〈〈cr.ref,COHEN_OFS〉.ref,dc〉= cls)
Again, the interface type inclusion test is based on the reference coloring technique to be
introduced in the next chapter.
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Figure 3.5: SHAP Pipeline Execution [ZPS09]
3.4.5 Bytecode Execution
The native instruction set of SHAP is the Java bytecode with the mentioned amendments.
This instruction set contains both very simple as well as fairly complex operations. Some
complex operations such as the dispatch of virtual method invocations require a sequence of
checks and memory accesses that is most easily implemented by a small flexible piece of
software. Following the approach also taken by JOP [Sch09], SHAP processes all bytecode
instructions by the execution of a microcode program. This enables a software implementa-
tion of complex operations while also maintaining a unified execution model for all instruc-
tions. The simplest microcode programs of this approach are as short as a single microcode
instruction.
In order to ease the mapping from Java bytecodes to appropriate microcode implementa-
tions, the computational model of the Java stack machine is also adopted by the microcode.
The implementation of the microcode programs is performed manually on assembly level us-
ing the retargetable assembler tool XASM [Kau10]. The available microcode operations are
simpler than the bytecodes and are directly backed by the hardware. Low-level operations are
available to implement the communication with the memory hierarchy or to perform other IO
operations. A reference of the available microcodes is available in Appendix D.2.
The microcode instructions are processed by a three-stage instruction pipeline comprising
the instruction fetch (IF), the instruction decode (ID) and its execution (EX). This core pipe-
line is preceded by a bytecode fetch stage (BCF) pre-fetching the next byte of the instruction
stream. This byte may serve as an immediate value to the currently processed bytecode in-
struction or may represent the next bytecode itself. The execution of the following bytecode
is assumed when the microcode program of the current bytecode terminates by reaching a
microcode instruction with a set nxt flag. An example execution of SHAP’s pipeline is
illustrated in Fig. 3.5.
As SHAP needs to track the execution of both the application and the microcode program,
it must maintain two program counters (PC). The Java PC (JPC) identifies the next bytecode
fetch address as offset into the currently executing method. It is not a full memory address as
the localization of the method in its defining class object is indepently handled by the method
cache. Thus, the JPC is regularly reset to zero (0) upon the invocation of a new method. The
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second PC points into the microcode memory. It is loaded with the address of the microcode
implementation when the processing of a new bytecode begins. The corresponding address
originates from a jump table, thus, acting as the bytecode decoder.
For a few complex functions, the microcode implementation even retreats to a Java imple-
mentation provided by runtime library. The necessary callback functions are installed by the
bootloader to a designated handler vector. The covered functions comprise:
1. long integer multiplication and division,
2. floating point arithmetic, and
3. the construction of the instances for exceptions to be raised asynchronously or by the
bytecode execution (such as a NullPointerException).
While SHAP provides a 32-bit integer multiplier and divider in hardware, the processing
of wider operands is emulated in software. There is also no special hardware support for
floating-point data. The microarchitecture basically treats them as plain primitive data words
whose interpretation is left to the runtime library. The software floating-point emulation is
mostly a derivation of the MicroFloat library [Cla09] adapted for the SHAP runtime environ-
ment.
3.5 Runtime Library
The SHAP runtime library providing the programming API is implemented in standard Java.
The access to SHAP-specific bytecode extensions for low-level operations is factored out
into native methods. Their implementation is supplied by the ShapLinker as the normal Java
compiler used for the library compilation is unable to generate code using such bytecodes.
The initial code base of the library was derived from the phoneME platform8 implementation
of the CLDC 1.1 API. The major adaptations of this code base include the integration of:
• SHAP’s runtime object model involving its specific layout of class objects, instances
and arrays,
• low-level services for accessing I/O devices and managing the life cycle of execution
threads and their scheduling,
• the memory service interface also including the reference queue management in addi-
tion to the CLDC 1.1,
• the application loader service taking care of the final linkage of the classes from a
SHAP application archive and its invocation, and
• a custom SHAP-specific graphics interface providing a high-level interface to the op-
tional VGA output.
This core API implementation was further extended by the MicroFloat adaptation mentioned
above and an implementation of the AES cipher by the Bouncy Castle project 9.
8Project Website: https://phoneme.dev.java.net/
9Project Website: http://www.bouncycastle.org/
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Table 3.5: Hardware Resource Demands of SHAP on Example FPGA Host Platforms
Host Platform Cores FFs LUTs RAM MUL
Xilinx Spartan-3 4-LUT 18KBit Block RAM 18x18 MUL
Spartan-3 Starter Kit 1 3 158 7 586 10 5
2 4 486 11 311 17 8
3 5 810 15 081 24 11
Spartan-3E Starter Kit 1 3 457 8 166 10 5
Xilinx Virtex-5 6-LUT 18KBit Block RAM DSP48E
ML 505 1 3 378 5 592 11 5
3 6 275 11 232 27 11
6 10 616 19 779 51 20
9 14 957 28 275 75 29
Table 3.6: SHAP Platform Lines-of-Code Statistics
Component Lines of Code
VHDL Sources 60,000
Microcode Assembly 3,600
MMU Firmware 2,000
ShapLinker (Java) 9,000
Runtime Library (Java) 52,000
3.6 Platform Footprint
For an idea on the platform complexity, refer to Tab. 3.5, which contrasts the resource de-
mands of several SHAP configurations for different FPGA host platforms. Note that the
exact Flip-Flop and LUT counts also depend on the integrated peripheral support. Thus, the
differences of the figures for the single-core SHAP systems on the closely related Spartan-3
and Spartan-3E architectures are mostly due to the additional integration of an ethernet con-
troller on the Spartan-3E platform. Observe that the resource demands on platforms, which
are able to host multiple SHAP cores, grows linearly with the core count on top of a constant
base cost incurred by the single instances of the memory manager and controller as well as
other peripherals.
The ASIC port by Andrej Olunczek [Olu09] required almost 3 mm2 including the area for
IO pads, which occupied roughly half of this area. The reported maximum frequency was
175 MHz compared to 50 MHz used on Spartan-3 and 80 MHz on Virtex-5 devices.
Tab. 3.6, finally, summarizes the size of the code of the individual parts of the SHAP plat-
form. The most complex component of the platform is the processor hardware whose design
is encoded in 60,000 lines of VHDL code. However, not all of them are relevant for every
single incarnation of the processor as some modules offer device-specific or otherwise config-
urable alternative implementations. The runtime library adopted from the phoneME project
with over 50,000 lines of Java code is only slightly smaller. The ShapLinker still comes with
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Table 3.7: SHAP Contributions
Component Contributor (Supervisor)
Instruction Pipeline [ZPRS07] Martin Zabel
Stack Module [ZPRS07] Thomas Preußer
Method Cache [PZS07a] Thomas Preußer
Garbage Collection [PRS10] Peter Reichel (Thomas Preußer)
Memory Controller [ZRS08] Martin Zabel
Multi-core SHAP [ZS10] Tobias Berndt (Martin Zabel)
Graphics Unit Marco Kaufmann (Thomas Preußer)
Tracing Architecture [Ale10] Stefan Alex (Martin Zabel)
ASIC Port [Olu09] Andrej Olunczek (Martin Zabel)
Pre-Linking and Bootloading [PS08] Thomas Preußer
Application Control [Ebe10] Peter Ebert (Thomas Preußer)
Thread Scheduler Thomas Preußer
Method Dispatching [PZS07b] Thomas Preußer
over 9,000 lines of Java code. Note that this does not account for external libraries such as
the ASM framework and JGraphT. Finally, the microcode assembly and the MMU firmware
fit in a few thousand lines of code.
3.7 Contributors
SHAP has grown over several years with the contributions from quite a few people. While
Martin Zabel and myself formed the core development team, we also had the opportunity to
integrate the results from several successful student project and graduation works that were
performed under our supervision. Tab. 3.7 gives an overview over the building blocks of
the SHAP platform and their respective main contributors. Note that several aspects of the
SHAP platform have already been presented in peer-reviewed conference contributions. My
own works establish the core of this thesis and will be detailed, justified and evaluated in the
forthcoming chapters.
4 Optimization Measures
This chapter is to detail the major optimization measures I have implemented on the SHAP
platform. These include both the improved execution of the sequential application code as
well as the exploitation of hardware parallelism. Each measure will be discussed and evalu-
ated in its own section with suitable analysis means. At the end, a global performance picture
will be given on the basis of the recent embedded benchmark suite JemBench [SPU10].
4.1 Optimized Sequential Bytecode Execution
Executing bytecode natively, SHAP does not invest into a runtime compiler infrastructure.
While this saves vital resources, it also prevents the adaptive code optimization according
to dynamic execution profiles. Thus, the performance of the code execution on SHAP is
determined by the quality of the compiled and linked bytecode and its processing on SHAP
itself. This section details how the SHAP platform improves on both of these aspects.
4.1.1 Bytecode Optimization
4.1.1.1 Overview
The ShapLinker does not plainly link an application for its execution on SHAP but it also op-
timizes the application code in this process to improve the experienced performance. Doing
so, the ShapLinker can exploit link-time optimization techniques, which would not be avail-
able to a plain optimizing bytecode-to-bytecode compiler. Unlike a compiler, the ShapLinker
does not need to keep the interoperability of the classes tolerant to future local source code
changes as the specification of an application class is frozen at link time. Modifiers restrict-
ing access (e.g. private), instantiability (abstract) or polymorphism (final) can no
longer be revoked. For instance, frozen method implementations can now cross class bound-
aries as it might be favorable for method inlining. Note, however, that the ShapLinker does
not employ any speculative optimizations, which are not derivable directly from the class
specification. This avoids the need for runtime de-optimization mechanisms for the case that
speculative assumptions become invalidated as by additional classes loaded dynamically.
4.1.1.2 Local Variable Relocation
The variable relocation implemented by the ShapLinker is based on a data flow analysis
(DFA), which computes the tight maximum lifespans of the local variables of a method.
These lifespans cover all possible control flows between all store and load operations
that are dependent through one variable. Observe that this establishes a notion of the local
variables, which does not necessarily coincide with the variable identifiers declared within the
method source code. In particular, a declared variable might be used by the programmer for
subsequent independent purposes. Although sharing the same identifier in the source code,
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Table 4.1: Optimizations Implemented by the ShapLinker
Local Variable Relocation optimizes the utilization of the variable slots in the local
stack frame.
Redundant Pop Elimination eliminates redundant stack producer / pop instruction
pairs.
Jump Merging merges unconditional jumps into preceding branches or
succeeding returns.
Class Modifier Strengthening marks classes with only private constructors as
final and, if these are unused, also as abstract.
Method Call Promotion alters the type of method invocation instructions as to
simplify their dynamic dispatches.
Method Inlining replaces monomorphic call sites targeting small methods
by the method code.
Method Call Forwarding replaces calls of delegating methods by direct calls of the
delegates.
String Data Compaction reduces the constant string data area by a shortest super-
string approximation.
these two uses will be identified as two distinct variables by the DFA, which infers a variable
to connect all but no more than the dependent load and store operations.
The output of the DFA computation is then used:
1. to eliminate redundant stores to unused variables,
2. to cancel pairs of stores and loads that establish a point-to-point value transfer that
can be carried by the stack, and
3. to re-assign the variable slots of the local stack frame in order to reduce its size by
sharing the same slot among variables with non-overlapping lifespans.
Note that all of these measures are, in principle, available to every Java compiler. They are,
however, typically neglected by the template-based compilation process so that Java bytecode
generated by both the SUN/Oracle and the ECJ1 compilers leaves plenty of optimization po-
tential in the management of local variables. Some typical scenarios that produce improvable
bytecode are illustrated in Listings 4.1 through 4.3.
Listing 4.1 shows the common scenario of an exception handler that neither accesses nor
re-throws the caught exception object. It is still compiled to store away this exception into
a local variable. The ShapLinker will identify this as a store to an unused variable and
replace it by a plain pop instruction. In the particular illustrated scenario, it further recog-
nizes that the pop establishes an empty exception handler. It, thus, can further replace the
goto around it by a compensating aconst_null, which linearizes the assumed normal
instruction flow without an exception.
Note that stores to unused variables including the exception caught by an empty handler
block are properly detected by the current ECJ compiler. It will, thus, already replace them
by plain pop instructions.
1Eclipse Compiler for Java, Project Website: http://www.eclipse.org/
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Java Source:
. . .
t r y { o . w a i t ( ) ; } catch ( I n t e r r u p t e d E x c e p t i o n e ) {}
. . .
Javac Output:
...
15: aload_1
16: invokevirtual java/lang/Object.wait:()V
19: goto 23
22: astore_3 // ECJ: pop
23:
...
Exception table:
from to target type
15 19 22 java/lang/InterruptedException
ShapLinker Optimization:
...
15: aload_1
16: invokevirtual java/lang/Object.wait:()V
19: aconst_null // Linearization *only* for *empty* handlers
20: pop // Eliminated redundant store
21:
...
Exception table:
from to target type
15 19 20 java/lang/InterruptedException
Listing 4.1: Elimination of Redundant Stores
The code snippet shown in Listing 4.2 is taken directly from the phoneME CLDC API
implementation. The computation of a String representation of a Calendar object first
collects all relevant date fields into local variables before their further processing. This in-
cludes the year field, which is, however, converted into a String immediately so that its
piping through a local variable is not at all necessary. If the affected value, i.e. year in this
case, is not used any further, the ShapLinker will remove pairs of such redundant stores
and loads as shown. Note that such an unnecessary data transfer through a local variable
can actually be prevented by the programmer who could merge the computation of the vari-
able value into the statement of its only use. However, such compiler-friendly coding practice
might, in fact, clutter the source code and, thus, be unacceptable.
Observe carefully that it is not sufficient for a local variable to be accessed only by a single
store and a single load to establish a point-to-point value transfer. Rather, these two accesses
must also mark the exact endpoints of the variable’s lifespan. This requires, in particular, that
these accesses may not even be separated by a loop entry label as this would imply a lifespan
extended to the complete loop body. Such data flows, indeed, arise regularly for constant
values used within a loop, which are computed before the initial loop entry.
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Java Source:
. . .
i n t y e a r = c a l e n d a r . g e t ( C a l e n d a r .YEAR ) ;
S t r i n g y r = I n t e g e r . t o S t r i n g ( y e a r ) ;
/ / no more u se o f yea r
. . .
Javac / ECJ Output:
...
50: aload_0
51: iconst_1
52: invokevirtual java/util/Calendar.get:(I)I
55: istore 7
57: iload 7
59: invokestatic java/lang/Integer.toString:(I)Ljava/lang/String;
...
ShapLinker Optimization:
...
50: aload_0
51: iconst_1
52: invokevirtual java/util/Calendar.get:(I)I
// Transfer value over stack
55: invokestatic java/lang/Integer.toString:(I)Ljava/lang/String;
...
Listing 4.2: Displacement of Point-to-Point Transfers to the Stack
As a third measure, the ShapLinker will try to optimize the assignment of the local vari-
ables to the storage slots of the local stack frame so as to reduce its size. Note that this
re-assignment is assisted by the previous steps as they have eliminated suitable variables,
which, thus, no longer require a slot assignment.
Listing 4.3 illustrates such a re-assignment of local variable slots for a code snippet taken
from the J2SE implementation of the method Integer.compareTo(Integer). Sim-
ilar to the previous example, it loads all necessary values from the object fields into local
variables. It then, indeed, reads these variables multiple times but it never again accesses
the original object. Thus, the variable slot initially occupied by the object reference can be
reused by the loaded field value so that the ShapLinker can reduce the required size of the
local stack frame, which has to provide the needed storage capacity.
While the major Java compilers are, indeed, not especially eager to reduce the stack frame
size by their own lifespan scoping of variables, the programmer can again assist this process
by the explicit variable scoping through block statements. The compilers typically heed such
manual scoping and will reuse a variable slot that had been assigned to a variable that has
run out of scope. Such a manual assistance can, however, be quite difficile. In the presented
example, it is even impossible. First of all, the statement assigning the field value to the local
variable cannot be distributed over two blocks to scope the source reference and the loaded
value individually. Secondly, the scope of method arguments cannot be further restricted
within the method body.
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Java Source:
p u b l i c i n t compareTo ( I n t e g e r a n o t h e r I n t e g e r ) {
i n t t h i s V a l = t h i s . v a l u e ;
i n t a n o t h e r V a l = a n o t h e r I n t e g e r . v a l u e ;
. . .
}
Javac / ECJ Output:
0: aload_0
1: getfield value:I
4: istore_2
5: aload_1
6: getfield value:I
9: istore_3
...
ShapLinker Optimization:
0: aload_0
1: getfield value:I
4: istore_0 // Re-use now free variable slot
5: aload_1
6: getfield value:I
9: istore_1 // Re-use now free variable slot
...
Listing 4.3: Re-assign Variable Slots of Local Stack Frame
Although the number of needed variable slots is often reduced and never increased by the
ShapLinker, it does not guarantee an optimal slot assignment. Such a guarantee would, in fact,
amount to solving the NP-complete Clique Cover Problem [Kar72] over a graph G = (V,E)
where:
• the set V of vertices is the set of the local variables of the method, and
• the set E of edges exactly contains an unordered tuple for each pair of local variables
whose lifespans are mutually non-overlapping.
In this graph, all variables that can share a single variable slot in the local stack frame form a
clique and vice versa. A minimum clique cover, therefore, directly yields a conflict-free slot
assignment using the fewest slots.
The ShapLinker uses a linear heuristic to reduce the trivial clique cover where each variable
forms its own clique and, thus, occupies its own variable slot. It starts with the assignment of
the method arguments to the initial variable slots, which is defined by the method argument
list. It then attempts to merge the remaining local variables one by one into the already
allocated list of slots. Only if this fails, a new slot is reserved for the variable that failed to
merge in. The implemented merge order favors variables with high access counts in order to
allow them to benefit from the short single-byte access instructions up to index 3.
The local variable relocation implemented by the ShapLinker can be used as an isolated
transformation step applied to regular Java classfiles. It does not take advantage of additional
link-time benefits and may be used to output optimized classfiles that can still be run on an
arbitrary JVM.
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4.1.1.3 Redundant Pop Elimination
This rather simple optimization eliminates sequential bytecode pairs, of which the first in-
struction produces a new value on the top of the operand stack while the second one is a pop
discarding it. The cancellation of these instructions is valid as long as the producer can be
proven not to have side effects. Therefore, it will not be applied to method invocation in-
structions. On the other hand, the cancellation is extended over intermediate stack-only com-
putations, including arithmetic and logic operations as well as conversions between primitive
types.
Although this optimization also qualifies for optimizing regular classfiles, it is rather futile
when taken by itself. Pointless computations on the operand stack whose results are simply
popped off are rarely contained even in unoptimized bytecode. It, however, becomes an
important supportive means when the inlining of invoked methods comes into the picture.
4.1.1.4 Jump Merging
This optimization measure targets the control flow of a method. It again tries to make up for
code improvement potential neglected by the major Java compilers in favor of recurring code
patterns. This frequently results in scenarios where branches target an unconditional goto or
where a goto targets some return instruction. In both of these cases, the effect including
the target instruction can, however, be easily realized at the first branch site.
For illustration, refer to Listing 4.4. As the conditional if-statement is compiled indepen-
dently from the following natural jump, the guarding branch just skips the if-block targeting
the following goto instead of branching to the ultimate target immediately. Such settings
regularly arise at the end of try-blocks and within complex control flows within loop bod-
ies. Note again that the ECJ compiler generally does a better job than the Javac compiler and
merges such branches automatically.
Both major compilers are equal again in their handling of alternative conditional execution
paths before the end of a method. Such may result from an explicit if-else or from a
ternary operator computing the method’s return value. In either case the compilers will make
the alternative control flows meet again at the *return bytecode as shown in Listing 4.5.
The ShapLinker, on the other hand, will eliminate the unconditional goto from the end of
the if-branch and replace it with an immediate copy of the *return instruction.
4.1.1.5 Class Modifier Strengthening
This measure prepares further link-time optimizations by tightening the known constraints
that a specific class adheres to. The modifier strengthening must itself be deemed a link-time
measure albeit not due to technical reasons. Rather, the JVM Specification explicitly forbids
the modifiers abstract and final to be combined on the same class [LY99, § 2.8.2].
Nonetheless, this combination is, indeed, sensible for classes merely acting as a container for
a collection of static methods such as System and Math. Thus, the ShapLinker will not
refrain from inferring such a modifier combination. Of course, no ClassFormatError
will be thrown at run time.
The modifier strengthening builds upon the analysis of the constructors of a class and their
invocations from within own method code. The following conclusions can be drawn:
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Java Source:
p u b l i c s t a t i c i n t conv ( S t r i n g s ) {
i n t a = 0 ;
t r y {
i f ( s != n u l l ) a = I n t e g e r . p a r s e I n t ( s ) ;
}
catch ( NumberFormatExcep t ion e ) {}
re turn a ;
}
Javac Output:
public static int conv(java.lang.String);
Code:
0: iconst_0
1: istore_1
2: aload_0
3: ifnull 11
6: aload_0
7: invokestatic java/lang/Integer.parseInt:(Ljava/lang/String;)I
10: istore_1
11: goto 15
14: astore_2
15: iload_1
16: ireturn
Exception table:
from to target type
2 11 14 Class java/lang/NumberFormatException
ShapLinker Optimization:
public static int conv(java.lang.String);
Code:
0: iconst_0
1: istore_1
2: aload_0
3: ifnull 15 // Merge with targeted unconditional goto
6: aload_0
7: invokestatic java/lang/Integer.parseInt:(Ljava/lang/String;)I
10: istore_1
11: goto 15
14: astore_2
15: iload_1
16: ireturn
Exception table:
from to target type
2 11 14 Class java/lang/NumberFormatException
Listing 4.4: Branch before Jump
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Java Source:
p u b l i c s t a t i c S t r i n g t o S t r i n g ( boolean b ) {
re turn b ? " t r u e " : " f a l s e " ;
}
Javac Output:
public static java.lang.String toString(boolean);
0: iload_0
1: ifeq 9
4: ldc "true"
6: goto 11
9: ldc "false"
11: areturn
ShapLinker Optimization:
public static java.lang.String toString(boolean);
0: iload_0
1: ifeq 9
4: ldc "true"
6: areturn // immediate return
7: ldc "false"
9: areturn
Listing 4.5: Return of Result from Ternary Opertor
1. If a class merely contains private constructors, it cannot be subclassed so that it can
safely be marked final.
2. If additionally these private constructors are never invoked from a staticmethod,
this class cannot be instantiated at run time. Hence, it can be marked abstract. This
even applies to final classes.
Observe that the above conclusions are only valid for compiled classfiles. On the level of
the Java programming language, a class with only private constructors can, indeed, be
subclassed – by an extending inner class. The necessary access to the private constructor
is, however, only enabled by compiler magic, which must implicitly generate an additional
synthetic constructor with default access. Hence, the wider accessibility of class members
for inner classes is made explicit within compiled classes so that the above statements hold.
The strengthening of the class modifiers bears two advantages:
1. The invocations of the instance methods of final classes are necessarily monomor-
phic and, thus, do not require a runtime method dispatch.
2. If a class is both final and abstract, no instance of it will ever be used at run
time. All of its constructors and non-static methods may be dropped.
Note that the ShapLinker does not perform any speculative strengthening of class modifiers
to obtain an optimization advantage such as treating a class as final until a subclass of it
is actually loaded into the running application. Such an approach would require the ability
to de-optimize the code that was generated under falsified assumptions at run time, which
SHAP’s runtime system does not offer.
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p u b l i c s t a t i c void main ( f i n a l S t r i n g [ ] a r g s ) {
f i n a l Map< S t r i n g , I n t e g e r > r e v e r s e
= new HashMap< S t r i n g , I n t e g e r > ( ) ;
f o r ( i n t i = 0 ; i < a r g s . l e n g t h ; i ++) {
r e v e r s e . p u t ( a r g s [ i ] , i ) ;
}
. . .
}
Listing 4.6: Loose Variable Typing
4.1.1.6 Method Call Promotion
One of the most important optimization measures performed by the ShapLinker is the method
call promotion. This process is again backed by a data flow analysis, which performs an
abstract interpretation of the method code to compute the class type bounds of the reference
values kept on the operand stack or within local variables. This analysis is of the same nature
as the bytecode verification prescribed by the JVM specification [LY99, § 4.9.2]. Essentially,
it ensures that the references that will be passed at run time can be statically proven to meet
the type expectations of executed bytecode instructions and invoked methods. This means
that the runtime objects will actually be of the expected type or a specialized subclass thereof
or will implement the specified interface.
While the bytecode verification is satisfied when all type expectations are met, the Shap-
Linker tries to exploit the type bounds computed by the DFA for the promotion of method
calls. In particular:
1. Interface method invocations (invokeinterface) will be virtualized (invoke-
virtual) if the runtime class type of the receiver object can be proven to be of or
derive from one specific class implementing the desired interface; and
2. Virtual method invocations (invokevirtual) will be de-virtualized (invoke-
special) if the call site can be proven to be monomorphic:
a) because the targeted method is declared final and can, thus, not be overridden;
or
b) because the exact runtime class of the receiver is known statically either from
it being declared final or from its construction within the analyzed method.
Note that some of the method call promotion could again be accomplished by the Java com-
piler. However, these are typically satisfied with the types specified by the programmer as
long as these are functionally sufficient, and assignment compatibility is observed. An auto-
matic type improvement and method call promotion is left to the runtime compiler – or the
ShapLinker. One typical example of such an omitted method call promotion is illustrated
in Listing 4.6 where the programmer declares the variable reverse as an interface type
for flexibility. Consequently, the compiler will emit an invokeinterface instruction for
the call of put although it could determine that reverse will never hold a reference to
anything else than a HashMap. Thus, the ShapLinker will replace this instruction by an
invokevirtual bytecode.
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On the other hand, the JVM Specification precludes the de-virtualization by compilers in
most cases. It explicitly limits the use of the invokespecial bytecode to the invocation
of [LY99, § 6]:
• instance initialization methods, i.e. constructors,
• private methods (necessarily of the same class), and
• methods inherited from a superclass.
This rules out the use of this bytecode for calls to the outside of the own inheritance hierarchy.
Hence, the de-virtualization of method calls is a link-time optimization. As the actual method
lookup of invokespecial instructions can also be completed at link time, the ShapLinker
can code these instructions to point directly to the exact effective method implementation.
Observe that the method call promotion combines very beneficially with the method inlin-
ing that is described next. On the one hand, the de-virtualization discovers monomorphic call
sites, which, thus, become inlining candidates. On the other hand, inlined code is instantiated
inside the calling context so that it gains access to type information that is potentially tighter
than required for the generic implementation of the affected method.
4.1.1.7 Method Inlining
The inlining of short methods by letting their implementations replace their monomorphic
call sites is a classical optimization measure. It is somewhat hampered by the frequent poten-
tial polymorphism of the receiver type, which is an essential and defining property of object
orientation. An aggressive implementation of inlining must, therefore, invest some effort in
proving call sites monomorphic or retreat to the guarded inlining of likely dispatch targets and
dispatch stubs as it is practiced by polymorphic inline caches (PIC) [HCU91]. The inserted
guards ensure that the inlined code is only applied to receivers of the appropriate runtime
type. Other receivers must be treated by a slower standard dispatch path.
The method inlining implemented by the ShapLinker is very basic. It merely inlines very
short method implementations at provably monomorphic call sites. It further requires all
computation to be performed on the operand stack so that it does not need to interfere with
the local variables of the calling method.
The inlined code must guarantee to consume the method arguments completely and di-
rectly from the operand stack of the caller where they have been prepared for the method
invocation to be replaced. The key bytecodes marking the argument consumptions are the
*load instructions within the original compiled method code where they copy the method
arguments to the operand stack. A method can only be inlined if its code can be transformed
into a semantically equivalent representation, which can be phased precisely into:
1. the reconstruction of the properly ordered argument list on its operand stack,
2. the core computation consuming the stack, which leaves, at most, a return value if
required, and
3. the return bytecode instruction.
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Figure 4.1: Extraction of Inlining Equivalent by Bytecode Reordering
The second of these phases then yields the drop-in code sequence to replace a call to the
subject method.
Only some trivial methods will naturally be structured into the required phases. Thus,
the ShapLinker checks if other methods could be transformed into this structure – without
actually applying this transformation to the non-inlined original. So, it verifies that the loads
applying to method arguments are performed by ascending variable indices within blocks
of loads, which are themselves consumed fully and one by one in descending order. For
illustration, refer to the example of Fig. 4.1 with code containing unspecific variable loads
and some generic computation blocks <pop> and <pop2> consuming one and two operands
from the stack, respectively. As the computations consume the arguments loaded by the
preceding block of loads completely, this group has a net zero stack balance. This allows
the immediately following block of loads to be moved across this group. When all blocks of
loads have been pulled to the beginning, they form the desired reconstruction of the argument
list separated from the remainder of the computation.
Going beyond the verification of the argument consumption order, the ShapLinker will
itself manipulate this order if this enables the desired transformation at a reasonable cost in
terms of data transfer instructions. Thus, the ShapLinker will allow:
• a load of the next variable onto a stack with one remaining operand by inserting a swap
instruction into the inlined code to load the variable across this operand;
• a load of the next variable onto a stack with two remaining operands stemming from a
directly preceding dup by replacing the dup by a dup_x1-swap sequence;
• a second load of the last variable of the preceding block of loads if this block holds
no more than three variables by duplicating this variable to the front of this block by
inserting the appropriate dup, dup_x1 or dup_x2 instruction before the block is
consumed; and
• arguments to go unused at the end of blocks of loads and insert appropriate pop in-
structions for their consumption.
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Note that the pops inserted for unused arguments can regularly be optimized by the redundant
pop elimination in the context of the calling method when inlining is performed. Further im-
provements of the data transport instructions after inlining are currently not yet implemented
by the ShapLinker.
As a secondary optimization, the ShapLinker will skip inlined methods during the code
output if all their call sites must necessarily be monomorphic and hence have all been in-
lined. The benefit of this optimization is improved by the method call promotion, which
makes final methods dispatched statically. Note, however, that public default construc-
tors will always be output although constructors are always dispatched statically through an
invokespecial instruction. This makes these constructors available for the reflective in-
stance creation through Class.newInstance() at run time, even if they would always
be inlined otherwise.
4.1.1.8 Method Call Forwarding
A technique closely related to method inlining is the method call forwarding. It identifies
methods that merely delegate their invocation to a different method implementation without
doing any own adjustment of the arguments or the result. If such a method is found, any
invocation of it can be replaced by an immediate call of the delegate implementation. As such
a forwarded method is fully represented by its delegate, it never requires any code output.
For quite a few cases, the forwarding actually coincides with method inlining as the for-
warded call of the delegate can simply be viewed as an inlined method invocation instruction.
However, method forwarding also benefits methods that are invoked virtually and could, thus,
not be inlined despite their simple delegative nature. However, having the respective entries
of the dispatch tables point directly to the delegates removes the indirection through the dele-
gating methods. Observe that this virtual forwarding can even be applied to delegate methods
called virtually themselves. The delegating virtual calls can be resolved at link time since the
exact runtime type of the receiver object is known in the context of a specific dispatch table.
Carefully observe that this virtual forwarding may only be performed as a very last step just
prior to the output of the virtual dispatch tables. In particular, table entries forwarded virtu-
ally may not be inherited by subclasses as this would fail for delegating methods overridden
by these subclasses. Instead, their correct target methods must be determined individually.
I do not know of any other compiler or optimizer that performs such a virtual delegation by
dispatch table patching.
For illustration, refer to Fig. 4.2 with the implementation of the method readFloat of
the class DataInputStream. It basically reads a 32-bit integer from the underlying stream
and re-interprets the obtained bit pattern as float image. The re-interpretation is achieved
by calling the static native method Float.intBitsToFloat(), which expands to noth-
ing after inlining. As this reduces readFloat to a purely delegating method, all references
to it can be forwarded directly to readInt. The different return type specification of both
of these methods is no issue for the ShapLinker, which is not bound to produce verifiable
bytecode.
4.1.1.9 String Data Compaction
The string data compaction targets the reduction of the memory resources required for storing
the String constants referenced by the application code. Data compression techniques that
4.1 Optimized Sequential Bytecode Execution 57
float DataInputStream.readFloat()
aload_0
invokevirtual readInt()I
invokestatic Float.intBitsToFloat(I)F // inlined to nothing
freturn
readFloat():
readInt():
DataInputStream.readInt()
aload_0
invokevirtual read()I
istore_3
aload_0
...
DataInputStream
Virtual Table
Figure 4.2: Method Inlining and Forwarding Combined
require a decompressing computation to obtain the actual String value are not an option as
they change the String representation. Therefore, the re-use of character data is exploited
in order to achieve a reduction of the data size.
Strings are backed by character arrays and identify their values as index subranges
within these arrays. Strings explicitly constructed in the run of an application typically
use their backing character arrays exclusively. As these are often short-lived, no unasked
effort is made to compact the data of the backing character arrays globally. Merely, String
interning permits a manual request to canonicalize a specific String value, which may
include any other additional optimization the runtime library sees fit.
On the contrary, the static String constants of an application are, indeed, merged into as
few as possible value arrays. The number of required arrays is determined by the maximum
object size supported by the targeted SHAP configuration. It is typically one (1) unless the
application uses an extraordinary large number of long String constants.
The compression of the string constant data is based on the computation of a superstring s,
which contains all constant string values as a substring:
∀c ∈C.∃u,v.s = ucv
where
∑ be some alphabet, i.e. the set of unicode (UTF-16) characters for Java,
C ⊂ ∑∗ is the set of string constant values, and
c,s,u,v ∈ ∑∗ are words over the alphabet ∑.
This can be achieved by the plain concatenation of all c ∈ C. This simple measure already
reduces the number of the required value arrays and, thus, the overall administrative overhead
found in the headers of the individual array objects and in the reference handles bound by
these arrays.
The plain string concatenation can be optimized by exploiting mutual overlaps so as to
reduce the length of the needed superstring. Having to string constants c = uv and d = vw,
it would be sufficient for s to contain the substring uvw to cover both c and d, which reduces
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its size by the length ‖v‖ of the common overlap v as compared to the naive approach. An
optimal solution over the whole set C of string constants is a shortest common superstring.
Its computation is known to be NP-complete [GMS80]. Nonetheless, it is known that an
approximation of this solution by a greedy algorithm works well in practice, and it has been
shown to be within linear bounds of the optimum [BJL+94]. This greedy approach merges
strings consecutively selecting for each step a pair with a maximum length of their mutual
overlap. To see how the greedy algorithm operates and fails on the optimum, consider:
∑ = {a,b} and
C =
{
bban+1,anban,an+1bb
}
.
For a large n, this yields:
sopt = bban+1ban+1bb with ‖sopt‖ = 2n+7
sgreedy = bban+1bbanban ‖sgreedy‖ = 3n+6.
The ShapLinker, indeed, computes a greedy approximation of the shortest common super-
string on the set of the referenced String constants to compact the actual character data.
The implemented greedy approximation operates on a directed graph G = (C,E,w). Its ver-
tices c ∈C are the String constants connected by edges e = (c,d) ∈ E ⊆C×C weighted
by w(e) ∈ N, the maximum overlap length achieved by a suffix of c and a prefix of d. In
each step, two vertices connected by a maximally weighted edge are merged with unifying
the common overlap. This process is continued until the graph decomposes into a set of un-
connected vertices and, hence, non-overlapping strings. These remaining partial superstrings
are finally concatenated arbitrarily to complete the computation of the overall superstring s.
As a supposed improvement suggested by Liu and Sýkora [XL05], the selection of merge
pairs favors those with a shorter lengths of their merger if the size of the overlaps tie among
candidates.
4.1.1.10 Evaluation
Although each optimization measure was motivated and its envisioned benefits were outlined,
it is hard to predict the measurable impact of these optimizations in the running system.
Such a prediction becomes especially complex when considering the mutual influences of
the individual measures. Also, most of the optimizations are actually trade-offs that relieve
a supposed execution bottleneck at the cost of some other resource. For a few examples,
consider the following:
• The local variable relocation may reduce the number of required stack storage and the
size of the method code through the dominant use of low-index local variable instruc-
tions. However, the assignment of variable indices may still be a poor choice as when
placing an important loop variable at a high index.
• While the redundant pop elimination typically compacts inlined method code, it may
thereby also shrink method code below the inlining threshold so as to trigger more
inlining.
• The method inlining eliminates dispatch overhead in the execution of an application.
On the other hand, it typically increases the code size by the duplication of the inlined
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Table 4.2: Impact of ShapLinker Optimizations for Embedded CaffeineMark Suite
Benchmark Optimization Performance
none all Gain
Sieve 228 228 0.0%
Loop 268 271 1.1%
Logic 536 538 0.3%
String 580 666 14.8%
Method 383 383 0.0%
method code2. Also, the distribution of method sizes is altered, which causes secondary
effects in the method cache.
• The method call promotion (together with the class modifier strengthening) simplifies
the runtime method dispatch. On the other hand, this regularly increases the code
size as (a) the encoding of an invokespecial takes more space than that of an
invokevirtual instruction and (b) it may trigger method inlining.
• While the string data compaction reduces the occupation of reference handles and stor-
age space, it also produces a large compact array object, which poses its own challenges
to the memory management.
The ShapLinker allows to de-activate any of the described optimizations by command line
parameters. This enables the measurement of the optimization impact through the execution
of benchmark applications. While the embedded CaffeineMark [caf] will serve as a tradi-
tional kernel benchmark, the FSTest benchmark interpreting a script computation specified
in FScriptME [mur] will pose a more realistic application workload. It unfolds true method
call hierarchies, which a computational kernel simply cannot offer. The FSTest benchmark is
characterized by a rather high load both on the runtime library due to the intense processing
of Strings and on the memory management due to the constant production and discard of
intermediate results. The FSTest further spawns identical but independent computations to
all available cores in a multi-core setup so as to induce a combined load on the shared system
resources, most notably the heap memory.
Kernel benchmarks are, by their nature, very narrow in their use of platform features.
Although they do not establish a realistic application workload, they enable the pointed eval-
uation of isolated aspects. Tab. 4.2 presents the embedded CaffeineMark measurements ob-
tained from a SHAP on an ML505 evaluation board. It contrasts the scores obtained without
any ShapLinker optimizations against those obtained with all of them activated. The picture is
quite differentiated. While the computational Sieve kernel is not accelerated at all, the Logic
2Notable exceptions to the typical code inflation are found especially in the context of ba-
sic arithmetic service routines. For instance, Float.floatToIntBits(float) and
Float.intBitsToFloat(int) are native methods collapsing to nothing (without canon-
icalizing NaN) in the SHAP runtime library. Thus, Math.abs(float) implemented as
Float.intBitsToFloat((Float.floatToIntBits(a)<<1)>>>1) inlines to the fast
4-byte sequence iconst_1; ishl; iconst_1; iushr, which is also shorter than the replaced
invokestatic bytecode instruction.
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Figure 4.3: Evaluation of ShapLinker Optimizations on a Single-Core SHAP (ML505)
and Loop kernels seem to benefit somewhat from the local variable relocation. As many of
the ShapLinker optimizations actually target the method invocation, the little improvement
seen for these kernels is not surprising. The recursive method invocations performed for the
Method kernel are not promoted either so that this benchmark sees no benefit either. A note-
worthy acceleration of almost 15% is, however, observed for the String kernel, which induces
a significant amount of method calls into the runtime library for its assembly of strings.
A detailed insight for a more realistic workload imposed by the FSTest benchmark is illus-
trated by the speedup figures shown in Fig. 4.3. The baseline case (speedup = 1) is established
by the execution of non-optimize code. Activating all optimizations yields the other reference
value with a speedup of 8.9%. Additional measurements are shown for isolated optimization
measures activated or de-activated alone. It shows that the results are only affected marginally
when jump merging, method forwarding and modifier strengthening are turned on or off as
isolated optimization measures. The string data compaction even has a negative impact al-
though it is also only marginal. As expected, the redundant pop elimination shows its benefits
mainly in conjunction with other measures so that it cannot improve the performance alone
but it hurts the performance when taken out of the overall optimization. The local variable
relocation, on the other hand, seems to offer a consistent improvement.
The most interesting results are actually obtained for the method call promotion and the
method inlining. Both of these measures gain between 1 and 2% performance when taken
alone. To illustrate their strong interdependence, they have also been measured combined
with a total speedup of already over 7%. Most interestingly, the method inlining is, indeed,
the strongest isolated optimization measure but it cannot attain much of the speedup credit
for itself in the context of the remaining measures anymore. In this respect, the method
call promotion is the most essential optimization. Also note that the call promotion and the
inlining together achieve a greater speedup than all the other optimization measures without
these two.
As shown in Fig. 4.4, similar results are obtained for a 9-core SHAP system on the same
hardware platform. However, the overall optimization gain of almost 22% is significantly
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Figure 4.4: Evaluation of ShapLinker Optimizations on a 9-Core SHAP (ML505)
greater. Also, the value of the individual measures is generally increased, especially when
looking at the performance losses suffered from leaving them out. Only method inlining again
plays a very special role being the most valuable isolated measure while also even degrading
the performance of the otherwise optimized code. Most notably, the string data compaction
does no longer degrade the performance but has, in fact, become a measurable optimization.
The quantitative difference of the measurements can be attributed to the different bottle-
necks encountered in a the single- and the 9-core setups. Most notably, the 9-core system
operates with the same size of heap memory. With a parallelization efficiency of 83%, this
shared resource backs a computational load that is nearly 7.5 times as high as in the single-
core setup. This directly affects the occupied memory bandwidth and the garbage generation
rate and makes memory-related resources such as free heap space and reference handles more
valuable. As method inlining rather increases the code size, it does, indeed, turn counterpro-
ductive. The string data compaction, on the other hand, achieves a significant performance
impact since it obviously targets a resource that has become scarce in the 9-core setup.
In summary, the optimization of the compiler-generated Java bytecode proves to bear some
advantage for its direct execution as pursued by SHAP. While the ShapLinker, indeed, em-
ploys symbolic interpretation and data flow analysis to target different optimization aspects,
its processing is still far from being a full re-compilation of the given bytecode. An extended
approach could further optimize the data flow within methods especially with inlined code
sections. Also, the reorganization of the method code as, for instance, by moving exception
handlers to the end of the code section and taking them out of the normal sequential control
flow might establish a valuable option, which, however, requires more intrusive manipula-
tions.
The optimization of the Java bytecode naturally required a thorough review of compiler
outputs. As already indicated before, this analysis showed that the ECJ compiler fits the
direct execution model of SHAP better than the Oracle javac compiler. Thus, the ECJ
was chosen as the preferred compiler for the SHAP platform. Note that these findings do
not imply any superiority of the ECJ in other employment domains. Especially, the success
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of dynamic JIT and HotSpot compilers is likely to depend not only on the brevity of the
bytecode but also on a simple recovery of the program semantics.
As mentioned before, some of the optimization measures implemented by the ShapLinker
could very well be achieved by an optimizing Java bytecode compiler. However, these com-
pilers must persevere in an ecosystem heavily dominated by dynamically compiling JVMs.
These re-compile, at least, the time-critical code anyhow. The allocation of native registers
will defeat any fine-tuned allocation of stack slots. Due to the required bytecode verification,
a method call promotion is no harder for the executing JVM than for the bytecode com-
piler. In such an environment, the benefits of an optimizing bytecode compilation are low.
The pressure on compilers to implement them is not higher. Consequently, direct bytecode
execution environments like SHAP cannot limit their efforts to true link-time optimizations.
4.1.2 Constant Pool Elimination
4.1.2.1 Overview
A major overhead of the interpretation of Java bytecode is the indirect specification of in-
struction arguments in a class-wide constant pool. This approach is used for:
• integral constants beyond the range of 16-bit two’s complement numbers,
• all floating-point constants other than 0.0, 1.0 and a single-precision 2.0,
• String constants,
• type constants identifying classes, interfaces or array types,
• references to static and instance fields, as well as
• references to static and instance methods.
Note that a compiled classfile merely contains textual references to types and members, which
must be resolved at run time when the classes constituting an application are loaded, verified
and linked together. As this resolution is a rather expensive procedure, Java interpreters soon
introduced quick variants of the affected instructions. These replace their original bytecode
after its initial resolving execution (cf. [LY96]). All subsequent executions can, thus, oper-
ate on resolved values. This approach has been widely superseded by the use of dynamic
compilation techniques.
The SHAP ISA (cf. Sec. 3.4.2) revives the quick bytecodes and even goes a step further by
exclusively operating on resolved inlined immediate bytecode arguments. This fully elimi-
nates the indirection in the access to the operands and makes the constant pool as a whole
redundant.
The constant pool elimination together with the resolution of symbolic references is a sub-
stantial contribution to the efficient runtime execution. It fully removes the symbol resolution
from the instruction semantics and eases their implementation. It further guarantees the quick
execution of the affected bytecodes from the very beginning and, particularly, avoids the
startup delay and execution jitter, which is caused by approaches optimizing these bytecodes
only at run time as through the replacement by quick instruction variants or by dynamic
translation. Finally, the taken approach also eliminates the overhead of the latter dynamic
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approaches, which either require two implementations of the same bytecode instruction (a re-
solving and a quick one) or a dynamic compiler duplicating the application code into another
native representation.
However, the early member resolution before the run time of the application also impacts
its execution semantics. In particular, references to unavailable classes and their members
now raise an error at link rather than run time. Moreso, such circumstances are detected and
reported unconditionally whereas an application may execute successfully on a regular JVM
as long as the code branch accessing the unavailable resource is not taken. Also, the execution
order of the class initializers may be affected. On SHAP, these are all executed before the
launch of the main routines of the application in a fixed order determined sensible by the
linker according to mutual interdependencies. In a standard JVM, the class initialization
is bound to the initial reference to this class from executing code [LY99, § 5.5]. Thus, the
invocations of class intializers are not bound to any particular execution phase, and their order
may depend on the concrete application flow. In this respect, SHAP deliberately diverges
from the JVM Specification [LY99] and sacrifices dynamic flexibility for efficient and, most
importantly, predictable bytecode execution. This tradeoff is common when predictability
is important and even indirectly endorsed by Sun, who have adopted such an approach as
initialization-time compilation (ITC) in their Java Real-Time System implementing the RTSJ
[Sun04].
4.1.2.2 Resolution Process
The resolution of constant pool references into the equivalent immediate representations used
by the SHAP ISA Sec. 3.4.2 is a joint effort performed by the ShapLinker and the platform
bootloader. The ShapLinker pre-links the SHAP application and eliminates all textual ref-
erences. Whenever possible, these are resolved completely to primitive inlined constants.
String and type references are merely translated to sequentially assigned numeric identifiers,
which the on-chip bootloader resolves conclusively to reference handles. This deferred reso-
lution allows the application bundle produced by the ShapLinker to be position-independent.
The resolution by the bootloader is, thus, fully compatible with the completely object-based
memory interface provided on the SHAP platform as representative String and Class
objects are created by the bootloader on demand using the regular instantiation mechanisms.
The ShapLinker already determines the runtime memory layout of all object instances.
This also includes the Class objects containing the associated static fields of the repre-
sented types and the code of all implemented methods. It further composes the virtual tables
of each non-abstract class. Thus, fully resolved primitive constants are also used for:
• instance field offsets,
• static field offsets,
• method code offsets, and
• virtual table offsets.
The latter are used for both the virtual and interface method dispatches. They further include
itable offsets used for coloring references with interface type information as described in
Sec. 4.1.3.
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The final resolution of references by the bootloader replaces the numeric string and type
identifiers by true inlined memory references to the representing objects. As these references
do not need to carry any auxiliary reference data such as interface coloring information,
they can be represented by 16-bit values (cf. Sec. 3.4.3). These simply replace the 16-bit
identifiers, the ShapLinker has put into the respective locations. As to avoid a rather ex-
pensive symbolic interpretation to recover the bytecodes with reference arguments in the flat
method code, the locations to process are contained within a SHAP file as explicit class and
string patch vectors. Both String and Class references may follow the SHAP-specific,
reference-loading ldc adaptation. Class references additionally follow as arguments of:
• type instructions: new, anewarray, checkcast, instanceof;
• static field accesses: putstatic, getstatic; and
• statically dispatched monomorphic call sites: invokestatic, invokespecial.
As I described before [PS08], the reference resolution is fully implemented in Java. The
code for this process is downloaded onto SHAP prior to the first user application. The boot-
loading is structured into phases, which each operate on the code of the subsequent ones. Note
that this approach makes more and more bytecodes involving reference arguments available
to the executed code. The initial phase must do without any of them. Method invocations
separate the loader phases. This prevents the reference patching to go unnoticed in cached
code as SHAP’s method cache heeds method boundaries (cf. 4.2.2).
Phase #0 A microcode routine creates a bared object for representing the initial control
flow for scheduling purposes. This object has no proper type, its compatibility with
the later Thread class is limited to scheduling purposes. In this initial control flow,
the microcode routine creates another bared object for storing the raw class code of the
bootloader and a bootloader instance with this preliminary class as a type. Finally, it
starts the initial bytecode execution by invoking the loadup routine on this bootloader
instance, which implements phase #1.
Phase #1 The bootloader receives the raw class code of the primary SHAP application,
which also includes the implementation of the SHAP runtime library. It further per-
forms the type patching in virtual tables, Cohen displays and in the flat method code
as identified by the provided patch vectors. Finally, it invokes phase #2 through an
invokevirtual instruction. While this dispatch is, indeed, monomorphic, a static
invocation is not applicable as this would rely on an inlined class reference, which
cannot be properly patched in the code potentially buffered in the method cache.
Phase #2 With type instructions now available, the bootloader receives the string constant
data and constructs proper String objects to represent all string constants. With the
help of patch vectors, they are patched into the flat method code. The type names
contained in the Class objects are resolved, and a Hashtable is constructed and
filled to map class names to the representing Class objects so as to support the dy-
namic name-based lookup of Classes at run time. An initial Application object3
is constructed as container of the string table and this class table. It, thus, becomes
3Recall that an Application is a SHAP abstraction, which subsumes the core functionality of both a
ClassLoader and a ThreadGroup.
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Figure 4.5: Overall Resolution Flow from the classfiles to the Running SHAP Application
responsible for the resolution of, at least, the API classes. Finally, the Startup class,
a proper subclass of Thread, is instantiated and started within this Application.
The initial control flow with the bared representing object terminates so that it will
never be seen by user code.
Phase #3 The run method of the Startup class has been composed by the ShapLinker.
It first invokes all class initialization methods. Then a String argument array is
constructed with the designated program arguments for each scheduled main method,
which is then invoked – each within its very own execution Thread. The Startup
Thread, finally, terminates.
The overall resolution flow as just described is summarized in Fig. 4.5. There are two ma-
jor scenarios available for the primary application brought up by this bootloading process.
The traditional one brings up one or multiple concurrent user programs all bundled within
one loaded .shap file together with the API implementation. This is stripped down to the
actually used classes. In the second alternative, the complete API implementation is loaded
together with an application loader as the only primary application [Ebe10]. This system
service allows to start and control user applications on-the-fly. It also improves the I/O han-
dling of the concurrently running applications by channel multiplexing as well as on-line and
off-line buffering. While the application loader also performs the reference patching just as
the bootloader, it is not required to follow such a strictly phased process as it is executed in a
fully setup environment. Note that the set of application classes is kept disjoint even between
concurrently executing applications. This is achieved by the Application abstraction,
which serves as a simplified ClassLoader substitute in the SHAP runtime. Even class
name clashes are, thus, easily tolerated.
For a detailed specification of the SHAP file format and the runtime class and object rep-
resentations generated by the boot loader, refer to Appendix E.
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Table 4.3: Benefit of Reference Resolution and Inlining with Different Workloads
Benchmark Before After Gain
Sieve 24 24 0%
Loop 181 181 0%
Logic 339 339 0%
String 383 398 4%
Method 161 189 17%
4.1.2.3 Evaluation
SHAP has never implemented an on-chip resolution of textual constant pool entries. It, how-
ever, used to have class-specific constant pools, which were only deprived of entries that the
ShapLinker was able to resolve immediately to primitive constants such as instance field off-
sets in getfield instructions. The bootloader was implemented in microcode without the
support for reference patching so that the numeric string and type identifiers were translated
each time an affected bytecode was executed.
The full constant and reference resolution is only feasibly implemented above the mi-
crocode level, which has been achieved by the strictly phased loading process. It benefits the
running system performance in multiple ways:
1. The direct execution time of the affected bytecodes is reduced by the elimination of
memory indirections.
2. Without the on-the-fly constant pool lookup and reference resolution, the microcode
implementations of the affected bytecodes are more concise, simpler to understand and
to maintain.
3. The memory subsystem is relieved from frequent lookup operations. The more eco-
nomic use of memory bandwidth allows SHAP to scale better in multicore setups
[ZS10].
The increase in the observed sequential execution speed depends highly on the instruction
mix. Purely computational kernels are unlikely to benefit notably whereas applications oper-
ating heavily on objects will. This is reflected well in Tab. 4.3, which contrasts the scores of
the embedded CaffeineMark achieved on a single-core SHAP on the Spartan-3 system just
before and after the introduction of the reference resolution by the bootloader. While the
String benchmark showed some improvement, it is the Method benchmark, which benefits
the most. The computational kernels do not show any benefit whatsoever. Note that the pre-
sented figures apply to the state of the SHAP architecture when the reference resolution was
introduced. Further advances, especially in the architecture of the memory subsystem from
the method cache all the way to the memory controller, have boosted performance since.
The self-patching of the bytecode during the bootstrapping process is unique to the SHAP
platform. It achieves inlined bytecode operands, which would normally require a notable in-
frastructure overhead in the form of a dynamic bytecode-to-native translation or an advanced
interpreter that resolves eligible instructions to their quick counterparts. The carefully phased
bootstrapping allows the SHAP ISA to part fully from the constant pool abstraction already
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from the very first bytecode executed. The on-chip patching process further makes the SHAP
application bundles relocatable.
4.1.3 Reference Coloring
4.1.3.1 Overview
Reference coloring is a mechanism implemented on SHAP to expose statically known inter-
face type information at run time. While its primary purpose is the acceleration of interface
method dispatches, the supporting infrastructure comprises:
1. a data flow analysis to infer reference colors, which carry the interface type informa-
tion,
2. appropriate runtime data structures and SHAP-specific bytecodes for attaching, chang-
ing and checking reference colors, and
3. reference values capable of carrying color information.
A reference color represents one single interface a class implements. It is attached to one
concrete reference value. Different reference values may refer to the same object and still
be colored differently so that each one of them provides a different view upon the object.
The color of a reference value is contained as auxiliary data within a reference value (cf.
Sec. 3.4.3).
Reference colors enable an efficient access to the represented interface even after the static
knowledge about the concrete class type has been lost. It is important to realize that the
efficient checking of reference colors does not imply an efficient interface typecast. It is,
indeed, easy to verify that the attached color represents the desired interface. However, it is
hard to color a reference in a context where its class type is no longer statically known to
implement this interface.
The reference coloring infrastructure is unique to the SHAP platform. It breaks with the
traditional approach of treating interface types, which is to simply ignore them until they
are explicitly asked for at run time. As presented in Chpt. 2, dealing with interfaces on the
spot when interface methods are dispatched or interface types are checked leads to searching
approaches or sparse data structures. The SHAP platform demonstrates that it is beneficial to
record additional type information in reference colors to effectively eliminate such overheads.
I have published an initial version of this approach earlier [PZS07b].
The approach taken by SHAP has been inspired by the work by League et al. [LST99]
who introduced tuple representations for interface types in their intermediate representation
of Javacito code, i.e. a subset of Java. While their concern was to provide a compiler front end
with built-in the type-safety, SHAP applies a similar idea in the execution back end. While
Javacito requires the programmer to identify type coercion points by hand, SHAP employs a
data-flow analysis to derive them automatically from Java bytecode already compiled. The
concept of the reference color as an additional feature of a reference value further provides a
unified runtime representation of class and interface reference values.
4.1.3.2 Data Flow Analysis
The data flow analysis required for the reference coloring is an offline code processing step
implemented by the ShapLinker. It closely resembles but also extends the data-flow analysis
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specified for the traditional type-inferring bytecode verifier [LY99, § 4.9.2]. The bytecode
verifier uses a forward analysis to prove that the statically known lower bounds of the run-
time class types are sufficient to prove their correct usage. As interface types may not allow
the computation of a unique lower bound, they are simply ignored totally. All necessary type
checks are postponed to the actual bytecode execution so that, for example, the specifica-
tion for the invokeinterface instruction must include an explicit runtime check for the
interface type [LY99, § 4.9.2].
The data flow analysis implemented by the ShapLinker uses the same forward computa-
tion. The implemented symbolic interpretation, however, does not only infer the class types
but, indeed, constructs the data-flow graph for references. A backwards traversal of this
graph finally computes a sound labelling with interface types, which immediately implies the
necessary reference coloring.
The constructed data-flow graph is restricted to the flow of reference variables. Its set of
nodes comprises:
• Source Nodes that represent the type information available for reference variables en-
tering the data flow of a method. This covers:
– the method arguments (inclusive this) as type bound,
– loaded constants (null, Strings, Classes) as exact type,
– object creations by new, and *newarray as exact type,
– types verified by a checkcast as type bound,
– values loaded from static or instance fields as type bound,
– values returned from invoked methods as type bound, and
– the exceptions caught by their respective handlers as type bound.
• Sink Nodes that represent the uses of reference values as by
– consuming them by bytecodes without type requirements like pop, monitor*,
instanceof and checkcast,
– passing them to methods to invoke,
– accessing fields of them, and
– invoking methods on them.
• Inner Nodes that represent the locations of reference variables on the operand stack
and within the local variable area.
The nodes of this graph are connected by edges that represent the data flow. This connections
are induced by the control flow and by data transport operations (aload, astore, dup).
Branching control flows imply multiple outgoing edges of a node, merging control flows mul-
tiple incoming edges. The forward computation passes known class type information along
the edges. The destination nodes update their class type information to the least upper bound
of all incoming class types. The computation is continued until a stable state is achieved4.
4As the type computation also tracks the class types that are known exactly, this same data-flow analysis can
be re-used by the method call promotion that was described in 4.1.1.6.
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Observe that sink nodes other than the generic reference-consuming bytecodes impose
type constraints. If they require a certain class type, the forward analysis must already have
computed this class type or a specialization thereof for the sink. Otherwise, the processed
bytecode cannot be verified by the rules of the JVM specification [LY99, § 4.9.2] and is,
thus, illegal. Method arguments and interface method invocations may, however, require an
interface rather than a class type. For such sink nodes, the forward analysis does not provide
any more information than the computed data-flow graph.
The backwards analysis implements an iterative node color refinement where the color
represents an interface type. Starting from the sink nodes, their predecessors are assigned the
required color up to
• a source node that provides this interface or that of a superinterface, or
• a source or inner node with a class type known to implement this interface.
This search must always terminated – as long as the bytecode was compiled from a soundly
typed language like Java. In fact, this original sound typing is reconstructed by the data-flow
analysis. It guarantees that the statically known type information can only generalize down
the edges of the data-flow graph. Specializations of reference types require mechanisms that
are external to this graph, specifically:
• explicit type casts (note that a checkcast instruction separates into an unconstrained
sink and a new source node), and
• virtual or interface method invocations, which promote the receiver type by the virtue
of the dynamic dispatch within the context of the invoked method.
Observe that the backwards analysis allows for an iterative color refinement of a node. If
a node already has an assigned color and is requested to assume another one, it must assume
the more specialized one. If the two interface types are unrelated, a common specializing
subtype should exist, as argued below. Otherwise, an appropriate synthetic type could be
constructed easily. There has been no practical need for this feature so far so that it has not
been implemented.
For a concrete example of the reference color computation, refer to Fig. 4.6 with a small
connected component of some data-flow graph of a method. There, two alternative control
flows merge with contributing differently typed reference variables on the topmost stack loca-
tion. After this merger, the statically known class type must be generalized to the least upper
bound in the semilattice of classes. This happens to be the most general Object type. The
information that both possible classes actually implement the interface Runnable is lost.
This is only restored by the backwards analysis, which needs to go beyond the merging point
to re-discover this knowledge.
It is certainly true that the presented example could be tackled by a forward analysis alone.
Inferring the type Runnable at the merging point would result in strictly tighter and finally
sufficient information. However, things would grow more difficult if A and B implemented
two unrelated interface types. No longer having any type available that could serve as a
least upper bound, the forward computation would have to introduce type sets or synthetic
combined types [Qia99, KR01, Ler03, Cog03]. The backward analysis implemented by the
ShapLinker can, however, simply make the right choice for the generalizing upper bound as
it knows the required type from the associated sink. Furthermore, it does not only verify that
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Figure 4.6: Example Color Inference
new Object -- Create Instance of Object
dup
invokespecial Object.<init>()V
invokeinterface I1.f()V -- Invoke Interface Method
Listing 4.7: Verifiable but Type-Violating Bytecode Snippet
a sound typing is possible but it also identifies the points, at which there is sufficient type
information available to coerce the required interface type easily. It can and does trigger the
injection of the appropriate SHAP-specific bytecodes there.
Although the data-flow analysis used for the reference coloring is not built for bytecode
verification, it may, in fact, fail bytecode that would pass the procedure described by the
JVM specification. This results directly from extending the type verification to interface
types. Thus, the ShapLinker will discover that, in Listing 4.7, the required interface I1
is not implemented by Object and signal an error. This deviates from the specification,
which rather asks for raising an IncompatibleClassChangeError only when the
invokeinterface instruction is actually executed at run time. Arguably, the early iden-
tification of such type errors by SHAP is a benefit rather than a deficiency.
The situation is more involved when the backwards analysis is deprived of the possibility
to choose the proper upper type bound by actually requiring two of them at the same time.
Such a situation can be constructed as it is shown in Listing 4.8. And, indeed, this code is
verifiable as it observes a sound typing of classes. The code should even execute properly
as both possible runtime class types behind label @1 implement both interfaces asked for.
Nonetheless, the ShapLinker must fail this code as it cannot coerce a correct interface type
before the class type is generalized to Object at label @1. Note, however, that this example
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I2
+void g()
I1
+void f()
A
+void f()
+void g()
B
+void f()
+void g()
ifxxx @0 -- Branch
new A -- Create Instance of A
dup
invokespecial A.<init>()V
goto @1
@0:
new B -- Create Instance of B
dup
invokespecial B.<init>()V
@1: -- Merging Control Flows
dup
invokeinterface I1.f()V -- Invoke Interface Method of I1
invokeinterface I2.g()V -- Invoke Interface Method of I2
Listing 4.8: Multitype at a Control Flow Merger
is a pathological trap constructed on the bytecode level. It cannot even be programmed in
Java. Invoking two (interface) methods on the same reference value requires the programmer
to copy it through the use of a variable. However, this variable cannot have a type that would
allow both invocations immediately, and inserting an explicit typecast would, finally, also
help the ShapLinker.
It is worth to mention that the data-flow analysis also examines the extended type signa-
tures introduced with the support for generics in Java 5 by JSR 202 [Javb] and JSR 14 [Java],
respectively. These signatures provide compilers and debuggers with information about the
parametrization of specific uses of generic classes. As Java implements the support for gener-
ics through erasure rather than template instantiation as in C++, the different uses of a generic
class cannot be distinguished by the traditional plain type descriptors. In fact, the additional
information is irrelevant for the straightforward bytecode execution. Yet, it allows the data-
flow analyzer to infer stricter coloring constraints.
Consider a generic collection as it might be used to manage event listeners. These typically
implement some interface such as ActionListener, which specifies a set of notification
methods. While the erased type of the collection elements is just an Object, it will actu-
ally contain some kind of listeners. The color verification as well as the invocation of the
notification methods would be simplified if the stored reference values already were colored
correctly. Storing to a collection of Objects does, however, not trigger the respective col-
oring. This is only achieved by evaluating the signature information, which identifies the
collection as one holding some type of listener interface.
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Unfortunately, signature information is not available for legacy class files produced prior
to Java 5. Also, new ones will often lack it for local method variables. As these do not belong
to the external class interface, their detailed signature information is usually not needed and
mainly used for debugging purposes. Yet, the lack of this information may hurt the statically
inferred coloring.
While this deficiency certainly must be watched, it has so far not caused any trouble
with various benchmarks (CaffeineEmbedded [caf], UCSD [GP], JBE [Sch05b], JemBench
[SPU10], Java Grande Forum (partially) [jgf]), fscriptME [mur] and various own applica-
tions. Indeed, this is not a bulletproof argument. This is why SHAP distinguishes two differ-
ent kinds of interface typecasts:
• the fast color verification and
• a slow search for a desired color.
While the fast verification is used for every standard type check, the slow search must be ex-
plicitly requested through the library function Class.castToInterface. This strict dif-
ferentiation ensures that the predictable constant-time color verification will never be silently
replaced by a slow search. Thus, a hard-to-find timing issue is avoided and an immediate
ClassCastException thrown instead. This allows the programmer to either request the
slow path consciously or to help with the coloring in beforehand. It is remarkable that such
help is typically available without any explicit effort. The polymorphic abstraction offered by
interfaces is mostly used for the external interface of a class rather than inside. But when argu-
ments are passed to methods and their results returned, they must be typed so that the coloring
will be triggered appropriately. Returning to the example above, an ActionListener will
typically be added by a method like addActionListener(ActionListener l).
Finally, note that the data-flow analysis could, in principle, be omitted for Java 5 classfiles.
These provide StackMapTable attributes with the type information needed for the type-
checking split verification approach formerly only known in the CLDC domain. Although
this type information specifies a sound typing of the data-flow graph, it is not a tight typing
as current Java compilers seem to simply transfer the typing used by the programmer. For
instance, a locally created ArrayList may be specified more generally as List. The data-
flow analysis tightens this information to provide a better start for the bytecode optimization
measures such as the virtualization and de-virtualization of method invocations.
4.1.3.3 Runtime Data Structures and Bytecode Implementation
After the data-flow analyzer has computed the necessary reference coloring, it injects ap-
propriate SHAP-specific bytecodes to coerce these colors at run time. They are listed to-
gether with the standard invokeinterface instruction in Tab. 4.4. All of these byte-
codes execute in constant time. While cb and cc are working with immediate bytcode
arguments only, they complete in only four and six cycles, respectively. checkiface and
invokeinterface require two memory accesses for retrieving the Class object of the
targeted reference and for accessing the dispatch table. This requires, at least, 20 and 32
cycles, respectively. Depending on the exact hardware platform, additional memory wait cy-
cles must be added. In comparison to an invokevirtual, the invokeinterface only
takes five cycles more.
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Table 4.4: SHAP Bytecodes for the Handling of Interface Types
Hex Mnemonik Name
0xB9 invokeinterface Invoke Interface Method
Lookup the implementation of the specified interface method for
the provided receiver and invoke it together with the remaining ar-
guments.
0xCB cb Color Bind
Mark the reference on the top of the stack as implementor of the
specified interface type.
0xCC cc Color Change
Change the color of the reference on the top of the stack to rep-
resent a more general interface type than the current one. Raise a
ClassCastException otherwise.
0xCE checkiface Check Reference Color
Check that the color of the reference on the top of the stack matches
the specified one.
Thread
+interrupt()
+start()
+run()
ObjectRunnable
+run()
+toString()
+hashCode()
+equals()
#clone()
@toString()
@interrupt()
@start()
@Runnable
@run()
itable
Header
Body
@clone()
@equals()
@hashCode()Color
Virtual Table
Figure 4.7: Virtual Table of SHAP Implementation of Thread Class
Observe that the instructions used for manipulating the reference color operate on the top
of the operand stack only. If the data-flow analyzer has computed a coercion point, at which
the affected reference is buried in the operand stack or held in a local variable, it will, there-
fore, try to expand the coloring backwards as to discover a suitable location for the coercion
bytecode. If a perfect location cannot be found, it will wrap the coercion in appropriate data
movement instructions.
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For understanding how the interface bytecodes operate in SHAP, refer to Fig. 4.7. It shows
the virtual table of the library class Thread5, which implements the interface Runnable.
As usual, this virtual table contains the pointers to the implementations of the virtual methods
that are to be used for an instance of this class. However, it also contains a pointer to the
Class object that represents the Runnable interface at run time. This pointer marks the
start of the itable for this interface that is embedded into the virtual table. The offset of
the itable within the virtual table serves as the color that can be attached to a reference to
Thread object to mark it as implementer of Runnable.
The layout of the itable is globally fixed for each interface so that interface methods can
be dispatched by a plain indexed table lookup as soon as the appropriate itable is located.
Recall that the data-flow analysis ensures by the injection of coercion bytecodes that a re-
ceiver reference will always have the proper color when they reach an invokeinterface
instruction. The interface method dispatch is, thus, hardly harder than a virtual method invo-
cation. Having obtained the correctly colored receiver rcv and given the itable index, the
effective method pointer mp is determined by two dependent memory accesses:
mp= 〈〈rcv.ref,CLS_OFS〉.ref,VT_OFS+ rcv.col+idx〉
If a check of the color becomes necessary at run time as after retrieving a presumed im-
plementer from a collection, this is achieved by comparing the desired interface against the
itable header that is identified by the current reference color. This is again a simple in-
dexed lookup in the virtual table. Given the reference ifc to the Class object representing
the interface type to test for and a reference ref to check, the test amounts to comparing:
〈〈ref,CLS_OFS〉.ref,VT_OFS+ref.col〉= ifc
A true typecast without any given color information is harder as it scans the virtual table
sequentially searching for a reference to the desired interface. This is why it is so important
that the data-flow analyzer identifies the coercion points, at which the statically known class
type implements the desired interface. With this information the itable offset within the
virtual table is a constant that can be computed by the ShapLinker. This constant is what the
SHAP bytecode cb adds as color information to its processed reference.
Last but not least, interfaces may extend other interfaces. Then, the itable structure of
a subinterface will incorporate all itables of superinterfaces, of course, at a well-known
constant offset. Thus, the SHAP bytecode cc can implement a constant-time interface type
generalization simply by adding this offset to the current color value of a reference. For an
example, see Fig. 4.8.
Having seen two example virtual tables with embedded itables, it is time for the algo-
rithm of their construction:
1. If an immediate superclass exists, copy its virtual table (VT).
2. Patch each pointer within the VT that identifies an accessible method6 that is overridden
in the current class with the new method pointer.
5You might miss other virtual methods inherited from Object like wait() and notify(). Recall that
these are final methods so that the method call promotion by the ShapLinker can turns all their invocations
into static dispatches so that the slot in the virtual table can be omitted.
6See Appendix C for a detailed discussion.
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Figure 4.8: Virtual Table on SHAP with Specializing Interface
3. The set of declared interfaces is deprived of members that are transitively inherited
through another declared interface. The remaining elements are processed as follows:
a) If a reference to this interface is readily available in the VT, the declaration is
redundant as it is transitively inherited through the superclass. Thus, the existing
embedded itable structure suffices.
b) Otherwise, the itable structure of the declared interface is appended. Its con-
tained method descriptors are resolved. Unless the current class is abstract,
all of them must be resolved as the interface does not provide its own method im-
plementations. The ShapLinker flags an error if this is not the case. The resolved
method implementations are searched in the existing VT, among the inherited
statically dispatched methods and among the newly declared methods.
4. Finally, complete the VT by adding a slot for each method declared in the current
class that has not been assigned a table slot by the previous processing. Unless the
method call promotion is deactivated, no slots will be allocated for methods that can
be proven to be dispatchable statically. This applies to all newly declared methods that
are themselves final or initially declared in a final class.
The construction of the itable structures works analogously but without any patching of
method pointers. As minor optimization, all re-declarations of Object methods as interface
methods are filtered out.
It is important to note that the itable insertion precedes the traditional extension of the
VT by newly declared methods. Using this processing order, newly declared methods that
are part of an interface implementation are added in compliance to the itable structure.
Thus, a single table slot can serve as a virtual and as an interface dispatch pointer. As shown
in Fig. 4.7, this is, for instance, the case for the run() method of the Thread class. If the
processing order was turned around, two separate table slots would be produced: one for the
virtual extension of the table and another one when appending the itable for Runnable.
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Figure 4.9: Redundancy in Virtual Tables on SHAP in Parallel Hierarchies
4.1.3.4 Bounding the Table Size
Although the construction of the virtual table populates it densely, it may, in fact, add redun-
dancy in the form of duplicated method pointers. This happens when an already assigned
table entry is needed within an incompatible structural context of a new itable. In an
embedded application context with rather small interfaces in shallow inheritance hierarchies,
this effect appears to be acceptable. The following will derive the worst-case table size for
the case that this assumption does not hold and will present trade-offs that sacrifice some
performance in order to overcome an unacceptable degeneration.
The construction of the virtual table must embed all inherited dispatch tables. This in-
cludes the virtual table inherited from the direct superclass and the itables of all newly
declared interfaces. Having eliminated the redeclarations of already transitively inherited
interfaces, the remaining inherited dispatch tables do not contain each other and are, thus,
simply appended. This results in the duplication of contained subtables if these are inherited
indirectly along multiple inheritance paths. As multiple inheritance is restricted to interfaces,
this duplication only affects itables.
For illustration, refer to Fig. 4.9. It depicts an inheritance hierarchy, in which class B
inherits interface I1 both through its superclass and independently through its newly declared
interface I2. These two inheritance paths result in two copies of I1’s itable within the
virtual table of B. Continuing this ladder-shaped inheritance pattern to C and I3 produces a
third copy of the itable of I1 by the added inheritance path through I3.
The considered inheritance pattern is, indeed, not unlikely as it shows the specialization
of implementing classes matching an interface hierarchy with an increasing functionality.
Assuming that the interfaces are extended by a fairly constant number n of new methods, the
virtual table of an implementing class grows quadratically with its depth in the inheritance
hierarchy. Its virtual table contains one independent copy of all itables, each of which
occupies di˙(n+ 1) slots for its hierarchical depth di. For the implementing class at a final
depth d, this yields:
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Figure 4.10: Dense Interface Inheritance Hierarchy
s = d · (n+1)+(d−1) · (n+1)+ · · ·+(n+1) (4.1)
=
h(d +1)
2
· (n+1) (4.2)
∈ O(d2) (4.3)
The worst-case table size is, however, not bounded by a polynomial. Consider a fully
populated matrix of interface types, in which all interfaces at depth d + 1, each extend all
interfaces at depth d as shown in Fig. 4.10. Here, the number of distinct inheritance paths to
the top-level interfaces is multiplied by the breadth b of the matrix with each additional level
below the second. The size of the itables, thus, grows exponentially with O(bd). More
inheritance edges cannot be added as the interfaces above the directly preceding level are all
already inherited transitively. A concrete class implementing all interfaces on the final matrix
level would concatenate all of their itables in its own virtual table.
The potential duplication of itables can, indeed, be avoided by replacing their direct
structural incorporation into subtype dispatch tables by indirect references to structurally sep-
arate re-usable itables. In order to maintain a constant-time instant coloring or re-coloring
of references, each dispatch table includes references to all itables of superinterfaces. A
new slot a for method pointer is, however, only allocated in the virtual table or an itable
when it first appears on the class or the interface inheritance path, respectively. Inherited
interface methods invoked through a subinterface, thus, require a single re-coloring opera-
tion in addition to the introduced indirection through the separate itable. The dispatch
table space required by this approach is dominated by the references to the itables of all
implemented interfaces. Accounting for all itables as required for a class implementing
the dense matrix of Fig. 4.10, this grows with O(b2d2) with the breadth and the depth of this
matrix as each interface on depth di implements (di−1) ·b superinterfaces.
A further reduction of the space requirements can be achieved by letting subclasses inherit
concrete itable instances from their superclass. This, however, requires that the itables
be decoupled from method overriding. Another indirection achieves this by populating the
itables with virtual table offsets of method entries rather than direct method pointers.
These offsets stay valid for all subclasses, and overridden interface methods are dispatched
through the correctly patched VT entry. For illustration, refer to Fig. 4.11, which adapts the
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Figure 4.11: Alternative Indirect itable Implementation
example of Fig. 4.9 accordingly. Note that the memory savings achieved by this latter indi-
rection only take effect when a class implementing a (large) interface hierarchy is subclassed
further.
Finally, it shall be pointed out that SHAP originally used indirect itables for interface
method dispatches as published before [PZS07b]. This approach has been abolished in the
current implementation mainly for performance reasons. This choice is justified by the fact
that the exponential explosion of the sizes of directly incorporated itables appears to re-
quire rather artificial inheritance hierarchies.
4.1.3.5 Evaluation
SHAP implements an efficient handling of interface types, which allows the use of dense
dispatch tables through additional interface type coercion. This coercion is automatically
inferred by the ShapLinker through a data-flow analysis. While this analysis is similar to
the established type-inferring bytecode verification, it includes an additional backwards pass
to handle interfaces. As this reversed processing knows the type requirements of the value
sink, it can avoid the composite types. All frequent operations on interface references, i.e. the
invocation of interface methods, the verification of a specific reference color and the added
type coercion are performed in constant time.
The described approach is in use on SHAP and appears to be well-suited for everyday
program structures. It has well-known limits as it cannot perform an unprimed typecast to an
interface in constant time. In practice, this limitation mostly affects type checks for tagging
interfaces such as Cloneable and Serializable. The program data-flow simply does
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not provide impulses to color references accordingly as these interfaces are checked within
methods that take a generic Object argument. If the need for time critical type inclusion
tests for these interfaces should arise, an additional designated test based on a short bit field
covering these tagging interfaces may become a pragmatic option.
The reference coloring is, in fact, very similar to the this-pointer adjustment used by
many C++ implementations. It only differs in that it restricts the adjustment of the memory
address to the dispatch table while leaving the actual object reference intact. This way, both
the object view and the interface view are available at the same time. Thunks or reverse
adjustments during the invocation of virtual methods are not necessary.
The implementation of reference colors on SHAP thrives on the use of the auxiliary data
within a reference value, which is masked in hardware for a memory access. This particular
treatment somewhat complicates the adoption of this approach on standard architecture. With
pointer sizes of up to 64 bits, it should otherwise be easy to spare some space for the reference
color. The color bits could be taken from the low significant end, which would establish an
object alignment restriction but would typically also require an active masking of this bits in
software for each memory access. If the color bits are taken from the high significant end,
the MMU may provide hardware assistance in this masking. If it implements paging, it may
map the 2k different page addresses for all possible values of k color bits to the same frame
in RAM. The increase of the page table space can be contained in a multi-level translation
when the first stage is setup to map to the same follow-up translation tree without regard to
the actual value of the color bits. The number of required color bits can also be reduced by
an indirection that indexes a small class-specific color table to obtain the actual virtual table
offset, which identifies the contained itable.
4.2 Exploiting Hardware Concurrency
The implementation of the JVM in hardware offers the opportunity to designate concurrent
functional modules to specific system tasks. The SHAP architecture exploits this opportunity
to relieve some typical execution bottlenecks. So, it contains a designated integrated stack
module and a method cache to relieve the memory data patch. It further implements a self-
managed memory management, which provides a high-level object-based control interface
and performs the garbage collection on the heap autonomously. This chapter will describe
and analyze the implementations of these three components on SHAP. As mentioned in the
platform description in Chpt. 3, also other standard hardware parallelization techniques –
such as bit-level parallelism, pipelining and multicore architectures – are used by SHAP.
Their detailed analysis is, however, beyond the scope of this thesis.
4.2.1 Integrated Stack Module
4.2.1.1 Functional Description
A stack is a very common storage abstraction commonly used to reflect the hierarchy of func-
tion calls within an application. Besides the return address to the caller, it is often used to save
register contents, to pass function arguments and to allocate local function storage dynami-
cally and quickly. Such storage is automatically released upon the return of the function. In
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Figure 4.12: Basic Stack Organization and Operations
stack machines like SHAP, the stack also assumes the role of the short-time storage holding
the intermediate results of expression evaluation.
In contrast to, for instance, C++, Java objects are always constructed and allocated on the
heap by the new operator. While advanced dynamic compilers may be able to accelarate
the allocation and reclamation of objects used only locally by re-locating them to the stack,
such an escape analysis is not supported by SHAP. Thus, the runtime stack will only contain
an unstructured collection of primitive data values and references to represent the method
parameters, local variables and intermediate scratch values. Not including full-blown object
structures, the data volume on the stack is rather small. As the Java application has also no
way to obtain a direct memory pointer to any stack data, random access to the stack memory
need not be provided.
As shown in part (a) of Fig. 4.12, the two topmost stack values are kept directly in internal
registers while the more deeply buried data is spilled into the stack memory. The last valid
stack word in memory is identified by the stack pointer maintained in the SP register. The
registers holding the topmost stack values are named top-of-stack (TOS) and next-on-stack
(NOS) in this order. They provide the ALU with instant access to their contained values so
that typical binary arithmetic operations have immediate access to their operands.
The basic stack operations provided by the stack module are the classic push and pop,
which operate on the top of the stack. Their effects are illustrated in Fig. 4.12. push plainly
places an ALU-supplied value on top of the stack with the appropriate spilling of the original
NOS value to memory. Note that the implementation of pop is not simply the inverse oper-
ation as it also updates TOS to an ALU-supplied value rather than shifting NOS up. As the
ALU has access to both TOS and NOS, it may choose to supply the NOS value to implement
a genuine pop operation but it may as well supply the result of a binary operation performed
on the two topmost values. Such operations can, thus, be executed within a single cycle. The
stack module views them as a pop operation, which correctly reflects their stack balance.
The stack module is distinguished by providing sophisticated abstractions beyond the typ-
ical stack operations. Thus, it directly maintains stack frames for the methods of the call
hierarchy. Such a frame is constructed upon the reception of the argument and local variable
counts with the enter stack command. As shown in the transition from part (a) to part (b)
of Fig. 4.13, this operation updates the two framing registers so that the variable pointer (VP)
identifies the start of the local variable section and the frame pointer (FP) points just beyond
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Figure 4.13: Method Frame Abstraction by the Stack Module
it. In the latter, the previous framing information is saved for its reconstruction by the inverse
leave operation. The previous value of the SP is not part of the frame word as it will be
derived from the VP of a returning method when its method frame is unwound. This way,
also the arguments of the returning method are immediately discarded from the stack.
In accordance to the JVM Specification [LY99, § 3.6.1], the intial local variables are to be
taken from the method arguments. Making the local variable section the first of the method
frame simply allows the occupation of the argument values from the operational stack of the
caller without their copying. Additional space for local variables declared in the method body
is reserved directly behind these arguments. This space is not initialized by the stack module,
which remains the responsibility of the method code itself [LY99, § 2.5]. Only after this
section, the frame word is stored. Finally, the operational stack of the called method follows.
Note that both the enter and leave operations leave the registered two topmost stack
values in their positions. This approach exempts these values from being spilled into or re-
constructed from memory, respectively. As the required memory communication is, thus,
restricted to the single frame word, the implementations of both operations can be fast. Un-
due overhead for the core is, nonetheless, avoided. In the case of the enter operation,
administrative framing data is moved into the callee stack frame through these registers. Dur-
ing the leave operation, the two topmost stack words enable the direct transfer of the return
value into the operational stack of the caller. These two words are sufficient even for long
and double data, which occupy both words. Shorter return values are, indeed, chopped by
the microcode implementations of the corresponding *return bytecodes.
The core access to stack data is always limited to the current method frame. As the ref-
erences used by SHAP always refer to objects on the heap, pointer access to data structures
buried deeper in the stack is not required. Nonetheless, a few relative addressing modes are
supported in order:
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1. to access the local variable relative to VP (ldlv /stlv),
2. to read frame context information stored relative to FP (ldfv), and
3. to peek into the stack to retrieve the this argument of a method call (ldbw).
All these load and store operations work with the own top of stack as destination or source
location, respectively.
The stack module does not distinguish the frame context information stored by the core
directly behind the internal frame word from the regular operational stack. It merely enables
the indexed read access to the four words immediately following the own frame word. The
SHAP microcode implementation currently uses exactly three of these four possible frame
context words, which are simply initialized by unmatched push operations:
#0: the method pointer of the executed method owning the frame,
#1: the return address, i.e. the Java PC of the calling method, and
#2: for synchronized methods, the synchronization object owning the monitor, which
is acquired on method invocation and will be released on its return, or null otherwise.
The peeking into the stack as enabled by the ldbw operation is exclusively used by the dy-
namic dispatch implementations of the invokevirtual and invokeinterface byte-
codes. As these dispatches are based on the runtime type of the this argument to the called
method, it must be retrieved. Unfortunately, this argument is the first to be pushed onto the
stack and, thus, usually covered by the subsequent ones. As the argument count is known at
compile time, it can be supplied to the bytecode implementation, which is, therefore, enabled
to retrieve the this argument. Nonetheless, this process could be simplified by the adop-
tion of a calling convention that puts the this argument as last argument on the top of the
stack. The then required translation of the Java classes might become part of the SHAP linker
toolchain.
Finally, the stack module also allows to discard most of the operand stack instantly. The
excclr operation adjusts the stack pointer so that it is reduced to only one entry above
the frame variables. This value is the retained TOS. This operation is used to prepare the
operand stack for exception handlers, which expect it to only hold the reference to the caught
exception.
The most complex group of operations provided by the stack module supports the han-
dling of multiple, dynamically created stacks for the use by multiple Java threads. This direct
implementation of these operations does not only optimize the stack creation, switching and
destruction but also avoids the disclosure of the internal stack organization to the core. Espe-
cially, the direct access to the stack memory stays under the sole control of the stack module
itself.
The support of multiple stacks is enabled by a segmentation of the stack memory into
blocks. These are assigned to and withdrawn from the individual stacks on demand. Each
block always belongs to one unique singly linked list, which is either the list of free unas-
signed blocks or a list belonging to one thread of execution. The lists of blocks used by
threads are linked backwards so that the topmost block is the root block of the list.
As shown in Fig. 4.14, the state maintained by the stack module for the basic management
of the block lists is limited to the index of the first block of the free list FB and the stack
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pointer SP. The latter identifies both the segment and the internal offset of the top of the stack
of the currently running thread. The heads of the stacks of inactive threads are identified by
handles, which are exchanged with the core by the SWITCH operation. Such inactive stacks
are flushed completely to stack memory and contain a conclusive frame word on top, which
describes the active method frame of this stack. The SHAP microcode saves inactive handles
to the Java Thread objects representing the corresponding thread of execution.
The stack handle with the signed integer value (−1) is internally read as “last word of the
invalid (null) block”. Hence, it represents an empty stack. By the switching to such a stack
handle, effectively a new stack is created. Thus, an explicit operation for the stack creation
need not be provided.
The top-down linking of the segments belonging to the stack of one thread is sufficient for
the basic stack operations push and pop. These only require the re-linking of the topmost
block between a thread stack and the free block list. The access to local and to frame variables
is, however, hampered when their storage section spans a block boundary. The backward
linking prevents the direct determination of the block number of the variables contained only
in the next block following their base pointer VP or FP. Thus, the frame state was extended by
the next block register NB, which contains the successor block number when such a situation
occurs.
As this limited forward linking of blocks gives access only to the block immediately suc-
ceeding the block of the variable pointer, the maximum number of supported local variables
is architecturally restricted to the size of one block. As mentioned before, the absence of
large data structures on the stack still permits a feasible choice of the block size, which pro-
vides sufficiently many blocks to support multithreading without unduly restraining the local
variable count. The statistic justification of this argument will follow shortly. A slight tight-
ening of the constraint requiring all locals, the frame word and all frame variables to span, at
most, one block size, even guarantees that both the enter and leave operations must, at
most, re-link one block from or to the free list so that they are always executed in constant
time. While enter requires two cycles as to include the processing of the variable counts,
the leave operation even completes within a single cycle this way.
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The stack module mirrors the pipelined execution of the core. While the instruction fetch
remains the sole responsibility of the core, it extends the instruction decode (ID) to generate
the internal controls for the execution (EX) phase. The more complex, multi-cycle threading
operations are implemented by a state machine logically situated in the ID phase. While the
stack memory is queried by a relative load or for a NOS replacement in the ID phase, values
are updated and written back to the stack memory in the EX phase. The use of designated on-
chip, dual-port RAM avoids a structural hazard among the two pipeline stages. A forwarding
memory bypass makes fresh memory writes immediately visible so as to avoid a read-after-
write hazard.
The stack further cooperates tightly with the garbage collection and directly integrates the
required root scan. As to avoid a third memory port, the scanning access to the stack memory
is restricted to the idle cycles not used by the EX stage. The choice for multiplexing this
memory port is based on the observation that the reading accesses by the ID stage are more
frequent than the writes by the EX stage. Specifically, all POP-like operations, which include
the binary arithmetic and logic operations performed by the ALU, only require a reading
access to the stack memory as to shift in the NOS value. Hence, this port choice offers the
greater available bandwidth.
4.2.1.2 Justification for Design Parameters
The stack module is implemented as a generic design, which allows the configuration of the
block count and size. For the full utilization of the available address space, both the block
count and size must be powers of two (2). The block count may be configured to other
positive values at the cost of unused stack memory. The addresses into this memory are
naturally partitioned into a block number and a word offset.
Also, the width of the data words on the stack may be configured as long as it is sufficient
to hold the internally composed frame words. The instantiation within SHAP uses data words
of 33 bits. These comprise the 32-bit standard word size of the JVM as well as an additional
tag bit used by the garbage collection to identify reference values. Fortunately, this extended
word size is well supported on pre-manufactured FPGA hardware whose on-chip memories
typically allow an additional data bit per 8-bit chunk7. Thus, even an extension from 32 up
to 36 bits would only incur minimal costs.
For the choice of an appropriate block size of the stack implementation, recall the con-
straint that both the local (l) and the ( f ) frame variables as well as the frame word between
them span at most one block size (b):
l +1+ f ≤ b (4.4)
While a small block size enables a fine control over the assignment of the available stack
memory, it also constrains the maximum supported local variable count. This constraint can
be obviated by the linking system: As long as there is a single local variable slot, it may be
used to reference a synthetic object that serves as a data structure holding both the method
arguments and the locally defined variables. Although possible, this approach would imply
a heap memory indirection for each of the supposedly frequent accesses to local variables.
Hence, the choice of the implemented block size should be guided by the practical realities
and should be capable to host all but absolutely untypical method frames without such a
transformation.
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Figure 4.15: Distribution of Argument Counts
The two histograms of Fig. 4.15 and Fig. 4.16 provide the required statistic information
and show the distribution of the argument and local variable counts over the methods of
example class packages. For this purpose, each plotted point gives the number of methods
with a certain argument or variable count. The connecting lines between these points merely
serve the better visual association of the discrete points belonging to one class package. They
should not be understood as a continuous extension of the measured data.
The analyzed class packages comprise the core runtime library (rt.jar) of the Java SE,
the runtime library used by SHAP as well as the SHAP implementation of the SkyRoads
game and the UCSD benchmark [GP]. The Java SE runtime is the only one among these
packages with clear desktop background and merely serves for the comparison with the other
packages from the embedded domain.
The used argument and variable counts are normalized to give the exact count of occupied
variable slots. Thus, the this argument of non-static instance methods is included although
it is not explicitly captured in the method argument list. Similarly, long variables of the
7The original purpose of these extra bits is the byte parity (cf. [Xil05]).
86 4 Optimization Measures
 1
 10
 100
 1000
 10000
 100000
 0  10  20  30  40  50  60  70  80  90  100
M
et
ho
ds
 (n
on
-ab
str
ac
t, n
on
-na
tiv
e)
Number of Locals (including arguments)
SE1.6.0_17
SHAP-RT
SkyRoads
UCSD
Package Average Median Skew Maximum
SE1.6.0_13 2.9 2 4.5 91
SHAP-RT 2.7 2 4.0 37
SkyRoads 4.3 2 1.9 25
UCSD 2.1 2 1.9 8
Figure 4.16: Distribution of Local Variable Counts
integer type long or the floating point type double are counted double so as to reflect their
actual consumption of two variable slots.
The statistic target population comprises all method implementations found in the analyzed
class packages. This restriction specifically excludes the abstract method declarations of in-
terfaces or of abstract class definitions. Calls to such methods are always dispatched to a true
method implementation at run time, which must, thus, be available somewhere. Excluding
abstract declaration also avoids a bias towards the methods with an extensive declaration his-
tory and few implementations. Also native methods are excluded from all but the argument
count statistics as they lack the Java implementation contributing the other figures. Such
methods only exist for the Java SE runtime library.
All of the curves show that the majority of the methods have very few arguments and very
few local variables. They further display a strong right skew with a fast but extended decline
of the method counts for greater numbers of arguments and local variables. The numeric
value of the skew as provided in the summary tables is determined as:
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g =
1
n ∑ni=1 (xi− x)3(
1
n ∑ni=1 (xi− x)2
) 3
2
(4.5)
where
n . . . Number of Samples, here: Methods,
xi . . . Individual Sample, here: Argument / Local Variable Count, and
x . . . Arithmetic Sample Mean.
The skew is especially great for both runtime libraries but clearly positive in all observed
cases. Note that the light weight of the right tail is even less apparent in the graphic rep-
resentations as these use a logarithmic scale along the ordinate. The massive concentration
of methods on the low end of argument and local variable counts is further demonstrated by
their small medians never exceeding two (2). Also, the arithmetic mean, i.e. the center of
mass of the distribution, is only slightly greater. Its value just above four (4) in the case of
the SkyRoads application is already an extreme exception.
Focusing on the plain argument count, observe that the methods taking exactly one ar-
gument consistently outnumber any of the other cases. This group of methods covers, for
example, all instance methods without any other argument than the this argument itself.
Getter methods for accessing instance properties are prominent examples for such methods.
On the other hand, the group of methods taking no arguments at all is restricted to static class
methods only. Nonetheless, this group comprises a notable share of methods, which is larger
than the share of methods with any particular argument count above four (4). The only ex-
ception in this respect is the UCSD benchmark, which, however, also comes with the lowest
total method count of all the example class packages.
As the local variables of a method subsume the method arguments, their average number
is necessarily greater. Nonetheless, both runtime packages maintain the peak of the vari-
able count at exactly one variable. For both applications, this peak shifts to two variables
but is almost matched by the number of methods with one argument. The most signifi-
cant difference as compared to the distribution of the plain argument counts is the increased
length of the right tail. The runtime library of the Java SE even includes a mentionable
amount of methods with a total number of local variables of fourty (40) and more. These
extreme methods are typically related to the implementation of the GUI8 library and in-
ternationalization. The maximum variable count of 91 is achieved by the Swing method
BasicLookAndFeel.initComponentDefaults, which initially creates many con-
figuration objects and stores them to local variables as to share them among the configuration
sets created thereafter.
The maximum achieved variable count is the single most important figure to guide the
choice of the blocking granularity of the stack module. It reaches 37 for the SHAP runtime
library. Thus, the default block size b was chosen to be 64. This choice is a power of two
as required by the design. With the current setting of f = 3 frame variables, this allows up
to 60 local variables including the method arguments and, thus, provides plenty of slack as
compared to the maximum observed in the example packages. The massive concentration of
methods at low numbers of local variables further indicates that the pressure on this bound is
rather small.
8Graphical User Interface
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Figure 4.17: Distribution of Maximum Operation Stack Depths
Finally, Fig. 4.17 illustrates the usage of the operational stack – again as histogram giving
the number of methods reaching a certain maximum stack depth. The operational stack is
used for expression evaluation and for the assembly of method argument lists. Consequently,
the maximum method argument count establishes a lower bound on the observed maximum
stack depths. This bound is met exactly by both runtime library packages. Although both
application packages exceed this bound slightly, their absolute figures remain clearly below
the ones of the libraries. The overall appearance of the graphs is similar to the previous ones
with a concentration of methods on the low end and an apparent right skew9. The range of
the observed stack depths is similar to the one of the local variable counts so that they do not
contravene the chosen block size.
The dimensioning of the stack memory size in terms of the block count depends highly
on the specific application. The chosen block count must be large enough that the available
memory can accommodate the call stacks of all alive threads in the system. The demand
9Note that in the case of the UCSD package, the arithmetic mean of the maximum stack depths is, indeed,
slightly lower than their median. This order usually indicates a left skew. This rule of thumb, however, fails
here as seen by the calculated positive skew value, cf. [vH05].
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grows with deeper call hierarchies and with greater thread concurrency. The benchmarks as
used in the following section for the evaluation of the method cache have rather shallow call
hierarchies of around ten methods. The stack memory required by one thread of execution
typically fits into two or three memory blocks.
The current default block count in the stack module is 32. This default provides room for
deeper call hierarchies and for concurrent threads. It has met the needs of all benchmarks
and applications run on SHAP so far. However, the required stack memory depends heavily
on the style of the application design. Therefore, an easy adjustment to specific application
needs is available through generic parameters.
4.2.1.3 Evaluation
The stack module implemented for SHAP integrates smoothly into the core execution pipe-
line and provides a designated resource for this vital data path. It has been shown that the
creation of larger data structures such as objects and arrays yields rather small method frames
on the call stack so as to make a spill-free on-chip implementation feasible. The stack mod-
ule is able to manage method frames and multiple threads autonomously. The blocked stack
memory is managed dynamically by the formation of spaghetti stacks linking the occupied
blocks logically. The analysis of representative code packages was used to derive and justify
a suitable default parametrization of the stack module. The convergence of the results across
implementations of runtime libraries and applications suggests that these parameters will fit
a wide range of applications. Nonetheless, the adjustment to specific application needs is
easily possible by the generic design of the stack module.
4.2.2 Method Cache
4.2.2.1 Architectural Overview
For the further relief of the memory data path, SHAP integrates a method cache. From
the view of the core, this cache establishes an internal Harvard memory architecture, and it
provides a simple access to the code of the currently active method by plain bytecode offsets.
It serves as an adapter that translates these offsets to their corresponding effective memory
addresses and selects the correct byte from the memory words of four (4) bytes. The current
method is logged in the internal state. It is switched by an explicit request from the core.
SHAP provides different method cache implementations, one of which is selected for each
instance of SHAP. This allows a comparison of the different cache architectures in terms of
cost, performance, predictability and isolation from the memory data accesses:
• Single Word Buffer: This architecture is a minimal implementation of the adapter
functionality of the method cache. It only buffers a single 32-bit memory word of the
current method and provides byte-oriented access to it.
• Classic Cache: This architecture implements a traditional n-way set-associative cache
for single memory words with a configurable degree n of associativity. It, however, pro-
vides the additional feature that the word of code immediately following the currently
used one is prefetched automatically.
• Prefetching Cache: This architecture is a true single-method cache. Upon a context
switch signaled by the core, it will start to buffer the complete method code in the
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Figure 4.18: Classic Cache Overview (Direct-Mapped)
background while allowing the core to proceed with its execution as soon as the relevant
code sections are available. The prefetching follows branches if they target unavailable
code areas. It terminates when the end of the method code is reached. Context changes
invalidate the whole cache contents and trigger the prefetching of the new method
immediately.
• Bump-Pointer Cache: This default architecture is a true method cache for multiple
methods. It is able to store the code of the cached methods densely by restricting the
cache associativity to the immediate neighbors in the call hierarchy. Parallel cache
slices enable the increase of this associativity. The loading of the method code is
backgrounded. While the core is allowed to proceed with the execution of the cur-
rent method, a context switch is only possible after the completion of the method load.
I have published this approach before [PZS07a].
While the implementations of the single-word buffer and the prefetching cache are straight-
forward, the other two have some peculiarities that require some more explanation. For some
insight into the implementation of the classic cache architecture on SHAP, refer to Fig. 4.18.
For simplicity, it shows a direct-mapped instance. A greater associativity can be achieved by
duplicating the cache storage and the tag comparator. A hit selection then directs the correct
result to the output and a random storage block is chosen as buffer when code is fetched
from the memory. The cache storage is implemented in on-chip memory. Especially with the
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Figure 4.19: Linked-List Organization of Bump-Pointer Cache Storage
coarse-grain Block RAMs on Xilinx FPGAs, a greater associativity quickly becomes fairly
expensive in terms of hardware resources.
Observe that the computation of the memory address and of the cache index are specialized
to the SHAP architecture. The method base address is taken from the method pointer, which
consists of the reference to the representing Class object of the defining class and a word
offset into this object identifying the start of the specific method. The requested bytecode
offset is deprived of its lower two bits, which are later used for the byte selection. The
word offset for the memory access is obtained from adding the remaining word offset , the
base offset and an additional one (1) to skip the 1-word method header. The cache index is
derived directly from the computed word offset. As to reduce the conflicts among the code
areas of different classes, the index is xored with the class reference. As the references to
these representing objects are usually allocated in a bunch when an application is loaded onto
SHAP, the reference bits used for the indexing are reversed so as to generate diversity also in
the high-order index bits.
The most complex cache architecture is the bump-pointer method cache. It is a true method
cache that buffers method code densely according to the backing call hierarchy. It features a
very peculiar kind of associativity. As shown in Fig. 4.19, this is carried by a doubly linked
list rather than a CAM table. This list allows a method to activate to be matched only against
the currently active method, its immediate predecessor and its immediate successor in the list.
Thus, this approach covers effectively recursions, returns to the caller and re-invocations of
the same method. Copies of the previous, current and next tags as well as the corresponding
base addresses are registered for a fast hit detection and re-activation of cached methods. The
next base value is extended by one additional bit signifying if a valid next method is available
or not. The linked list terminates to the left if the identified previous base address lies before
a valid pointer.
The decision to have the base pointers of the methods to identify the second word in the
data structure is a compromise. It allows the fast navigation within the linked list as it directly
indexes the linking information. The frequent calculation of the bytecode addresses during
code access is not complicated as the additional offset of one word is easily taken care of by
feeding an ingoing carry to the address adder.
The physical cache storage is viewed as a cyclic ring buffer. If its capacity is exhausted due
to invocations of new methods, the first methods loaded will be overridden. As their entries
are far buried within the linked list and would be expensive to invalidate explicitly, a more
feasible approach is implemented. For that, a valid pointer is maintained that logs the farthest
extend of the loaded methods (plus one to account for the offset of B within the method data
structure). When the cache is unwound due to returning hits, the prospective base address of
a hit is validated against this valid pointer to determine if it ranges into overridden memory.
This validation is not a plain comparison as the pointers wrap within the cyclic ring buffer
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so that smaller ones may very well be behind greater ones. Thus, the relative order of the
current base CB = Bi, the previous base PB = Bi−1 and the valid pointer VP are evaluated.
The previous method has not yet been overridden if their relative order is CB,VP,PB rather
than CB,PB,V P. This is asserted by the positive evaluation of the relation
VP−CB ≤ PB−CB
comparing directed distances within the ring buffer. Therefore, numerical overflows outside
the range determined by the pointer width must simply be ignored for both subtractions.
Likewise the update of VP is triggered by a positive test on:
VP−CB ≤ NB−CB
where NB = Bi+1 is the pointer to the still invalid next method structure after the current
method has been freshly loaded. A multiplexor on the PB/NB input allows a single circuit to
be used for both tests.
4.2.2.2 Design Justification
All of the available cache architectures have in common that they allow the computation of
the core to proceed as soon as the code to be executed is available. This approach potentially
causes conflicts among code and data accesses during the execution of a method. While this
is normal for traditional caching approaches, it might appear to defeat the predictability of
the true method cache architectures. However, due to the strict prioritization of the core,
such conflicts will only occur if the memory cycles not used for data accesses do not suffice
for keeping the activity of the memory cache in the background. This approach will always
be faster than waiting conservatively for the whole method to be loaded before continuing
the execution after a context switch. Although some execution jitter might be introduced
by interrupting loads, the overall delay is still bounded by the time needed for loading the
complete method.
Note that the simplified WCET computation Schoeberl aimed for [Sch04] does not result
from caching the complete method at once after its activation. It is rather due to the guaran-
teed complete fit of the method into the cache and the awareness of the method as coherent
unit. This property is upheld by the true method caches of SHAP. Yet, they also reduce the
miss penalty significantly by backgrounding the method cache fill.
To appreciate the benefit of the background cache fill, some statistical data about the byte-
code execution on SHAP is helpful. While simple bytecodes are executed in a single cycle,
more complex ones expand to longer microcode sequences. Assuming an instruction mix like
the one determined by El-Kharashi et al. [EKEL00], the average dynamic microcode expan-
sion spans more than cb = 4.2 clock cycles. This value even increases for memory-accessing
bytecodes with the depth of the memory pipeline. Even neglecting this effect, only 14.2 per-
cent of these cycles are used to trigger memory accesses, which leaves p = 85% of the cycles
free for other uses. With an average dynamic encoding length of lb = 1.7 bytes for each
bytecode instruction and a 32-bit memory interface, the factor µ , by which the code caching
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outpaces its consumption on average can be computed as:
µ =
p · cb ·4
byte
cycle
lb
(4.6)
=
0.85 ·4.2 cycles ·4 byte
cycle
1.7 bytes (4.7)
= 8.4 (4.8)
Recall that this figure only portraits the advantage obtained for the average case. The compu-
tation of a concrete tighter WCET bound requires the detailed analysis of the exact code of
the subject method and needs to cover all possible control flows. The simple bound originally
proposed by Schoeberl is still valid but rather loose.
While the backgrounded cache fill is a rather intuitive performance gain for method caches,
the limited associativity of the bump-pointer cache implementation requires some deeper
justification as it comes seemingly with two immediate deficiencies:
1. Already cached method code is not discovered unless it is located in the immediate
proximity of the currently active method in the call hierarchy.
2. The linear organization of the cache storage will suffer thrashing effects when one
method calls two others alternatingly as in a loop.
These drawbacks should remain tolerable and not outweigh the advantages of this cache
design, which are:
1. the sufficiency of only three (3) tag comparators, and
2. a dense packing of the buffered method code so as to function well even with a chain
of short non-inlined forwarding (adapter) methods.
Note that also address aliasing within the call hierarchy is avoided by construction. Buffered
code is never replaced due to an unfortunate cache index but only overwritten when the cache
capacity is really exhausted.
In order to identify scenarios that wold suffer from the limited associativity of the bump-
pointer cache, a static call graph analysis was performed. Let this call graph G = (V,E) be
composed from its set V of vertices and its set E ⊆V ×V of directed edges. The set V com-
prises exactly all the methods found within the analyzed class package. An edge between two
methods signifies that its source method contains a method invocation potentially targeting
the edge’s destination method. The computation of these edges is implemented conserva-
tively. Virtual or interface method invocations, which are bound only at run time, also induce
edges to all overriding method implementations within the analyzed package. While not all of
the generated edges are necessarily relevant in executing applications, this approach ensures
that all potential execution paths are covered.
The static call graph may include (directed) cycles. Such a cycle represents a possible
recursion as the behavior of a method in the cycle is in part defined by itself. Such a recur-
sion may be direct, i.e. a method invokes itself directly, or indirect, i.e. the re-invocation is
performed through other methods. The limited associativity of the bump-pointer cache will
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fail to recover already buffered method code if it is re-invoked in a recursion whose cycle
includes, at least, three methods.
The comprehensive identification of cycles in the call graph is achieved by the computation
of its strongly connected components. As these are the maximum subgraphs with a path from
each contained vertex to any other and vice versa, they subsume all cycles of the original call
graph.
The described call graph analysis was performed for the same sample class packages as
used previously for the stack. Indirect recursions were, indeed, found to be rare. The strongly
connected components of the call graphs of both application packages degenerate into single
nodes without any cycles. This is, however, not true for the runtime libraries. The J2SE
runtime library even includes one very large strongly connected component containing 15380
different methods. This is nearly a tenth of the overall method count!
The evaluation of the potential impact of these cycles on the actual number of indirect
recursions at run time requires a more detailed analysis of their nature. This is especially true
as the performed static analysis is pessimistic and cannot determine the practical relevance of
the potential indirect recursions. It shows that the computed cycles are induced by only three
different patterns:
1. An operation is decomposed into several distinct implementing methods, which each
cover different ranges of the argument domain. The different implementations invoke
the proper of their other companions if they are invoked with arguments outside of their
own domain. Thus, each implementation also operates as a dispatcher.
While this pattern certainly causes a cycle in the static call graph, it will never result in
an indirect recursion at run time. If designed properly, a call with an argument out of
the own domain should not return to the implementation that had to dispatch it.
A simple example of this pattern is established by the implementations of the meth-
ods shiftLeft(int) and shiftRight(int) of the class java.math.Big-
Integer. For negative shift values, both call the other variant with an inverted shift
parameter.
2. Methods involved in the construction of Strings throw an exception with a generated
message.
The call graph cycle in this scenario is established by the fact that raising an exception
in the method will eventually re-invoke this method in order to compose the accompa-
nying message. Such re-invocations can, indeed, be induced in practice. The recursion
is, however, terminated quickly and limited to a single traversal of the cycle – at least, as
long as the runtime library can be assumed to construct its own error messages without
generating exceptions on its own.
An example for this scenario is the method java.util.Array.copyOfRange,
which throws an IndexOutOfBoundsException with a customized error mes-
sage. This method is also used for the extraction of the relevant slice of the character
array for the construction of the message String from the StringBuilder (or
StringBuffer) used for its assembly. This forms a cycle in the call graph, which is
not traversed at run time as long as a correct library implementation can be assumed.
3. A few structural software design patterns comprise a reference from a derived class to
the often abstract base type of an implementor hierarchy. Together with forwarding
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calls along these references, this setup results in a cycle within the static call graph.
Many overlapping cycles will even form a large strongly connected component within
the call graph when the forwarding implementations form a large hierarchy themselves
as is typical of the decorator pattern. Other common design patterns with such upward
references include the flexible proxy10, the chain of responsibility and the composite.
The occurrences of indirect recursions at run time would be rather atypical for the proxy
and the chain of responsibility as these patterns are used to locate the concrete appro-
priate implementation, which is certainly not found by revisiting known ones. Also the
decorator, which enables the dynamic modification of class behavior through a sepa-
rate class hierarchy, will rarely induce indirect recursions at run time as the multiple
addition of the same decoration is generally not sensible.
On the other hand, the composite pattern, whose UML class diagram is depicted in
Fig. 4.20, is an actual source of indirect recursions of the same method within the run-
time call hierarchy. This pattern is used for the representation of hierarchical data
structures such as hierarchies of GUI components or abstract syntax trees. Especially,
the latter may comprise a multitude of composite node types, which may be assembled
arbitrarily. Hence, the execution of a tree operation may invoke the concrete implemen-
tation of the same composite type at different depths. For a specific example assume
the evaluation of the arithmetic expression a+b∗(2+c) within its abstract syntax tree.
It will re-visit the implementation of the addition after an intermediate multiplication.
The largest strongly connected components of the call graphs of both runtime libraries
are, indeed, carried by structural design patterns. While a classical composite of GUI
components forms the large conglomeration within the J2SE library, the formation of
the largest strongly connected component in the call graph of the SHAP runtime li-
brary is somewhat more subtle. It contains quite a few toString() methods of
rather unrelated classes. The common property of these methods turned out to be their
use of string concatenation, which will be translated into an appropriate sequence of
composing appends to a local StringBuilder (or StringBuffer) instantiated
by the compiler. All of these appends are eventually invoking append(String),
which in turn calls String.valueOf(Object) on the passed argument in the case
10The flexible proxy is distinguished by the fact that it is not bound to a specific backing implementation of
the provided interface. It may rather forward requests to any implementor of the interface – even to another
forwarding proxy. This is enabled by referencing the (typically abstract) base type rather than a concrete
implementation of it.
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it is null. As the latter invokes Object.toString() at the top of the class hi-
erarchy, the cycle is closed by the conservative graph construction as exemplified for
Thread.toString() in Fig. 4.21. The cycles, which are so formed in the call
graph, are, however, of little or even no practical relevance since the visited sub-objects
tend to become simpler and simpler. This picture, of course, changes for toString()
implementations of true structural composites.
This analysis confirms that indirect recursions will be rare at run time. The only productive
source of such call patterns are composites with multiple composing types such as used in
abstract syntax trees. The limited associativity of the bump-pointer cache, thus, appears to be
acceptable for the majority of applications.
Regarding the thrashing between different competing methods called alternatingly as in
a loop, recall the observed speed advantage of the code buffering over the code execution.
This advantage is especially beneficial for invoked methods as their execution assumes at
the beginning of the method code section. Thus, the costs of a miss upon a method invoca-
tion are typically manageable. On the contrary, a method returned to resumes its execution
somewhere in the middle of the code section. A miss that must load all method code up to
this point before the computation can proceed is rather expensive. These different miss costs
are countered well by the bump-pointer cache. While it may suffer frequent misses upon a
method invocation, it guarantees hits on returns as long as the cache has not been exhausted.
4.2.2.3 Quantitative Evaluation
The impact of the choice of the method cache architecture on the performance of the execu-
tion of application code was measured using a set of different embedded benchmarks. These
measurements should not only back up the analytical design justifications but also reveal the
costs of the predictability provided by the true method caches.
A classic evaluation metric for a cache is its hit rate h or, alternatively, its miss rate m =
1−h as relative shares of the cache hits and the cache misses among the performed memory
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accesses. These metrics are expressive as long as hits and misses can be associated with fairly
fixed and, thus, predictable costs. This would not be the case if these rates were determined
on the level of methods for method caches. The determined statistical average would not be
meaningful for the greatly diverse sizes of methods. Thus, a metric on the bytecode level is
used, which also allows a direct comparison between the word-oriented cache architectures
and the true method caches.
The applied metric is similar to the classic hit rate. However, it also covers the miss costs
implicitly. Specifically, I chose the probability that a pending request for a byte from the
method code is resolved immediately with the next cycle. Its practical measurement is based
on two monitoring counters, of which exactly one is incremented whenever a request for a
byte of code is issued: either (a) the counter S if the request (and, thus, the computation) stalls
or (b) the counter R when the request is replied. The cache quality is then computed as the
reply rate r:
r =
R
R+S (4.9)
The complementary figure is the stall rate s:
s =
S
R+S = 1− r (4.10)
Observe that each request to a byte of code will eventually contribute a count of one (1) to
the reply counter R whereas it may contribute an arbitrary count of stall cycles to S before
this. Thus, the costs behind a miss are recorded directly.
For a statistic evaluation of the different cache architectures available in SHAP, their reply
rates for several embedded benchmark applications have been measured on a single-core
Spartan-3 instance. All caches are equipped with a data memory of 512 words. Additional
overhead as by the tag memory of the classic cache and the larger state machine logic of the
bump-pointer architecture remain unaccounted. Both of these architectures have also been
analyzed in derived setups to illustrate the value of specific features:
• Classic \ Prefetch with deactivated prefetching of the next code word,
• Bump-Pointer \ Invoke with suppressed hits for re-invoked methods, as well as
• Classic ∗2 and Bump-Pointer ∗2 with doubled associativity and capacity by
two parallel cache slices, which share most of the control logic but provide independent
data storage.
The obtained measurements are summarized in Fig. 4.22. They show that the very basic
single-word buffer constitutes a severe bottleneck. Although it already caches up to four
consecutive bytecodes, it takes about two cycles to retrieve one byte of code on average.
Already the rather simple prefetching method cache performs significantly better but appears
to be very sensitive on the actual benchmark. The critical cost of this architecture is the
complete content invalidation upon a switch of the method context. This behavior is not
exhibited by the remaining architectures.
Looking from the benchmark perspective, it shows that the simple embedded benchmarks
CaffeineEmbedded [caf], UCSD [GP], JemBench [SPU10] and sections 1 and 2 of the se-
quential Java Grande Forum (JGF) benchmarks [jgf] are not suited well to distinguish the
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Figure 4.22: Comparison of the Reply Rates of the Cache Architectures
more sophisticated cache architectures. They are all dominated by rather compact computa-
tional kernels, and only JemBench includes a small multi-threaded benchmark section. The
field separates, however, for the multi-threaded Java Grande Benchmarks and our FSTest ap-
plication interpreting an FScriptME [mur] computation. The latter is, indeed, a sequential
benchmark but the amount of code constantly accessed within the interpreter loop exceeds
the basic cache capacity of 512 words.
The first multi-threaded section of the JGF benchmarks illustrates the value of the prefetch-
ing in the classic cache and the invocation hit in the bump-pointer cache. Apparently, this
benchmark includes a loop that invokes the same linear call hierarchy repetitively and quickly.
The fact that this is the only benchmark that benefits significantly from the invocation hit in
the bump-pointer cache supports the thesis that invocation misses are typically rather inex-
pensive – this benchmark being the exception. Apart from the poorer performance of both of
the severed architectures, the others display mutually similar reply rates for this benchmark.
The second multi-threaded JGF section clearly differentiates the bump-pointer-based cache
architectures. In contrast to classic caching approaches, the bump-pointer architecture suffers
from switching thread contexts. Unless the intermezzo of another thread happens to unwind
its call hierarchy exactly the same way as it has built it up, the limited associativity within
the bump-pointer cache makes the code of the preempted thread inaccessible even if it has
not been displaced from the cache. This effect explains the lower performance of the bump-
pointer cache for this benchmark. Note, however, that this architecture returns to the top
section by the addition of a second cache slice. This allows a second call hierarchy to be
built in parallel without making the initial one inaccessible. Removing the ability to detect
invocation hits, on the other hand, lets the cache quality drop even below the prefetching
architecture. This seemingly counterintuitive result is due to the coarse-grain content valida-
tion of the bump-pointer approach, which requires the whole method to be loaded before the
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Figure 4.23: Virtual Trace of Call Depth of Embedded CaffeineMark
method context can be switched. The prefetching approach, on the other hand, can follow
code accesses directly as the whole method is invalidated upon a context switch anyhow.
The FSTest, finally, makes the reply rate of all architectures drop below 90 percent. Only
the classic cache can keep above 95 percent. Observe that an increase of the associativity
of this architecture has not helped notably for any of the benchmarks. The index conflicts
appear to have an unfortunate distribution so that the two-way associative cache cannot ben-
efit from its increased capacity and improve the reply rate beyond that of the direct-mapped
variant. The deactivation of the prefetch, however, reduces the reply rate below 90 percent
about to where also all bump-pointer architectures are located. Among these, the two-slice
architecture is distinguished only by a slight improvement.
To appreciate the different complexities of the embedded CaffeineMark and the FSTest ap-
plication, refer to their respective virtual call depth traces depicted in Fig. 4.23 and Fig. 4.24.
These traces have been obtained directly from an execution on SHAP and refurbished with
the help of the symbol information produced by the ShapLinker. They essentially show the
amount of code that belongs to the methods in the current call hierarchy. A method invo-
cation adds to this amount and a return subtracts the size of the code of the left method.
Note, however, that the computation of the shown virtual depth assumes every activation of a
method context that is neither the current method nor the immediate caller to be an invocation.
This results in growing virtual depths when call hierarchies become inaccessible as by thread
switches. For the depicted sequential benchmarks, this is only relevant for the handover of
the control flow from the initial bootloader thread to the actual benchmark application.
An undisturbed section of a sequential execution depicts as a fluctuating sideways drift
of the call depth. The displayed fluctuation can be described in terms of superimposed fre-
quencies and amplitude. It characterizes the executed sequential code section. The combined
amplitude of the high-frequency parts is especially interesting for the dimensioning of the
bump-pointer caches as this is the amount of cachable code heavily accessed by the sequen-
tial execution. A cache capacity beyond this amplitude will go underutilized. If the cache is
too small to buffer the complete depth of such a highly active call hierarchy, capacity misses
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Figure 4.24: Virtual Trace of Call Depth of FSTest Application (Prefix)
will occur. In the bump-pointer caches, the invocation of a new method will then eventu-
ally cause a cached old method to be overwritten by the new method code. This, in turn,
will cause the corresponding return to cause a miss. Since misses are always resolved by an
assumed invocation of a new method with caching the new code above the former method
context, this may even result in the destruction of a call hierarchy ready to be re-invoked.
In the virtual call depth traces, such capacity misses, therefore, create a volatile increase as
shown in Fig. 4.24, which depicts the trace for the 512-word cache. The ideal trace would
follow the other horizontal fluctuating curve, which requires a larger cache as mandated by
the depicted amplitude. All in all, the virtual call depth traces are a valuable means to verify
a smooth operation of the bump-pointer cache and to identify capacity bottlenecks.
The bump-pointer method cache as implemented on SHAP has proved to implement a vi-
able code caching technique. It often performs equally well as a traditional cache organization
with the additional benefit of a simplified WCET analysis. The strict replication of the call
hierarchy in the cache organization rules out the aliasing of caller and callee code by design.
Cache hits and misses are determined on the coarse-grain method level. An intra-procedural
code analysis can be employed to provide tight bounds for the backgrounded buffering of
method code. Method returns are guaranteed cache hits in the absence of capacity exhaus-
tion. Invocation thrashing may, indeed, occur but typically has a low negative impact on the
cache performance. An additional effective countermeasure is available by providing parallel
cache slices. Virtual call depth traces allow the pointed tuning of cache parameters towards
a specific application environment. Last but not least, analysis results for a call hierarchy are
universal and independent from where this hierarchy is invoked.
The limited coarse-grain associativity of the bump-pointer cache induces extra costs for
thread context switches, which will often make the buffered code of the preempted thread
inaccessible when its execution resumes. Note, however, that this effect will not occur if the
intervening thread seizes its execution in the same method where it started. Thus, intervening
threads that quickly test for a waiting condition unsuccessfully and yield their execution slot
voluntarily on the spot before being preempted somewhere else are rather harmless. Espe-
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cially background system services are programmed to use this effect. Cooperative scheduling
at points of small depths of the call hierarchy is, in general, helpful as it exploits the lower
costs of invocation misses as compared to return misses. Again, extra slices can again reduce
the cache pressure produced by competing threads. If it deems necessary, a complete isola-
tion of the code cached for distinct threads could be achieved by cache slice coloring. This
again would be a measure to simplify the WCET analysis of the execution of a single thread
as it removes the mutual interference from the code memory path.
Note, however, that no cache architecture can make a thorough understanding of an ap-
plication unnecessary if tight WCET bounds are required. While a code cache can reduce
the costs of accessing the code, it cannot bound the amount of code to be executed. Strict
limitations on the application control flow must be observed to allow the computation of tight
WCET bounds. Especially, dynamically dispatched polymorphic method call sites pose a
hard problem where the improvement of pessimistic execution times relies heavily on the
success of a flow-sensitive receiver analysis [SPPH10]. In any case, the bump-pointer archi-
tecture simplifies the WCET analysis. It is predictive by eliminating dependencies from un-
determined address parts as in the index calculation of traditional caches. While this property
is also met by the single-word buffer and the prefetching method cache, the bump-pointer
architecture also shows competitive performance, which the simplistic approaches cannot
provide.
Although the bump-pointer cache compares well to a classic implementation, its perfor-
mance is typically slightly lower. These low costs can be justified by the offered increased
predictability. However, this small performance penalty is likely to grow if the cache pressure
grows by a greater gap in the clock frequency between the CPU and the heap memory. At
least for some parts, the good results may be attributed to the fact that the SHAP core itself is
not implemented in the latest ASIC technology to run at gigahertz clock frequencies. Thus,
the next section will shortly outline two further measures, which may be employed to close
again a performs gap if such should open by technological advances.
4.2.2.4 Future Improvements
There are two architectural improvements that may benefit the bump-pointer cache in the
future. First of all, a return miss should be resolved by loading the affected method below the
returning method code instead of above it. This would not destroy the invocation hierarchy
and leave it intact for a potential other iteration. A second valid pointer would then be needed
to guard from erroneously delivering method code overwritten in the course of an actual re-
invocation. Secondly, the response time for method activations may be reduced even if the
current method is not buffered in whole yet. This requires the management of word-based
valid bits. Having no fixed assignment to a loose set of cache lines, it must be possible to
reset arbitrary ranges of these valid bits whenever a section of the cache storage is designated
to a new method.
In an FPGA implementation, the individual setting of valid bits for words freshly loaded
from the memory and the reset of continuous ranges is most easily achieved for a bit array
stored in general-purpose flip-flops. A fast computation of a selector for the invalidation
of a bit range can be achieved through the carry-chain mapping I have developed for other
purposes [PNS09, PS09, PS10b]. Given the inclusive start index and the exclusive end index
of the range, they are re-coded into a 1-hot code of the same width as the valid vector. Let
these two 1-hot inputs be named a and b, respectively. The goal now is to obtain a bit vector
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w, which has all bits set between the bounds defined by the set bits in a and b. For illustration
assume a = (a7,a6, . . . ,a1,a0) = 00000010 and similarly b = 00100000. For these, w should
compute as 00011110. This computation is mapped to the carry chain by defining it in terms
of a token (=carry) propagation from the right to the left. The token is generated in the
position with ai = 1 and killed where bi = 1. Otherwise, a token is simply propagated. This
results in the following mapping to the three carry-propagation cases of binary word addition:
gi = ai – Generate (4.11)
ki = bi – Kill (4.12)
pi = bi ai – Propagate (4.13)
The desired token propagation is induced by the addition s = x+ y whose addends can be
defined as:
xi = gi∨ pi = ai∨bi (4.14)
yi = gi = ai (4.15)
The bits set in w are located at those positions where an incoming token is not killed and at
the one where ai = 1. The token ci received in a position can be derived from the computed
sum bit si:
si = pi⊕ ci (4.16)
ci = si⊕ pi (4.17)
Hence:
wi = ai∨ cibi (4.18)
= ai∨ (si⊕ pi)bi (4.19)
= ai∨ (si pi∨ si pi )bi (4.20)
= ai∨
(
si bi ai ∨ si (ai∨bi)
)
bi (4.21)
= ai∨ si bi (4.22)
From Eq. (4.16):
si = pi⊕ ci = ci ai bi ∨ ci (ai∨bi) (4.23)
As the position of the set bi receives a token by construction, this allows to conclude:
bi =⇒ ci =⇒ si and hence (4.24)
si =⇒ bi (4.25)
Since a token is only generated in the single bit position with ai = 1 and killed where b j = 1,
ci must be 0 so that also from Eq. (4.23):
ai =⇒ ci =⇒ si (4.26)
Eq. (4.25) and Eq. (4.26) allow to simplify Eq. (4.22) to:
wi = si (4.27)
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For the chosen short example, this computation yields:
a 00000010 – Inputs
b 00100000
x 11011111 – Recoded Addends
y +00000010
s 11100001 – Sum
w = s 00011110 – Result
For an adoption for the bump-pointer method cache, an additional end-around carry is
necessary to reflect the ring buffer structure of the code buffer. The mapping to the carry
chain keeps the combinational delay low so that the computation even of wide range vectors
does not require a deep pipeline and can be completed within very few clock cycles. Forming
blocks of two or four words with a single valid bit will further help to reduce the management
complexity. However, this would increase the internal fragmentation of the code buffer and
partly give up the dense storage organization.
A word-based valid assignment of valid bits would always allow a prompt response on
requests for activating other methods. It would further enable the backgrounded code fetch to
follow the actual code accesses directly just as the prefetching cache architecture does. This,
in turn, would also reduce the costs of capacity misses on a method return.
4.2.3 Heap Memory Management
4.2.3.1 Overview
The SHAP architecture integrates a designated garbage collection module for its automated
memory management [PRS10]. The original implementation of the garbage collection on
SHAP is due to Peter Reichel who I had the opportunity to supervise during the work for
his corresponding Masters thesis [Rei08]. As indicated below, he also conducted the first
functional measurements.
Due to its implementation within its own hardware structure, this valuable system service
does not compete for the SHAP core processor. This essentially establishes a heterogeneous
multicore setup, which allows the application cores to focus solely on the execution of the
application. The low-level integration of the GC directly into the memory manager enables
it to mostly operate on fine-grained cycle stealing by utilizing the memory bandwidth that is
not used by the core itself.
The SHAP GC implements a tracing GC strategy, which selectively copies surviving ob-
jects out of underutilized memory segments. It, thus, avoids an expensive global compaction
while effectively fighting memory fragmentation.
The SHAP GC supports weak references and reference queues. As shown in Fig. 4.25, this
surpasses the requirements set for a CLDC 1.1 platform [Sun03]. In fact, it nearly meets the
feature set of the J2SE as SHAP only lacks the support for finalizers. Thus, the automated
management of resources by the notification through reference queues is available on SHAP.
Already the SHAP runtime library exploits this feature for maintaining a Hashtable of
weakly referenced canonicalized Strings to implement String.intern(). Any one of
the contained reflexive mappings is automatically removed as soon as its referenced String
is no longer used by the executed applications and the weak reference has, therefore, been
cleared and enqueued.
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Figure 4.25: GC Features of Different Java Editions
The extended management of the object lifecycle is a feature unmet by other hardware
garbage collector modules albeit it is a requirement of the current CLDC 1.1 specification.
The garbage collector implemented by SHAP is also exact. SHAP cores distinguish refer-
ence from primitive values by the use of a single-bit reference type tag associated with each
variable. As the heap memory is typically built from standard memory modules, a widening
of all memory variables to 33 bits would be impractical. Instead, the bidirectional object
layout as proven in the iAPX 432 and the SableVM has been adopted.
4.2.3.2 Structure of Memory Management Unit
The support of the extended object lifecycle management makes the implementation of the
GC in a classic finite-state-machine design infeasible. Instead, a high-level software control
is combined with specialized hardware service components to yield an easily maintainable
algorithmic implementation that can build on fast implementations of vital low-level services
in hardware.
The software control is implemented in a high-level language so as to achieve a raise of
the abstraction level. The initially tempting approach to just reserve another SHAP core for
this service was soon dismissed. A service implementation directly in Java would suffer
from the permanent use of low-level operations. As the abstraction of the object heap is,
indeed, implemented by the memory management, such a natural environment would still be
unavailable to a Java implementation on this level. The alternative implementation in SHAP
microcode assembly, on the other hand, would not provide the desired raise of the abstraction
level.
The solution implemented on SHAP is the integration of a different minimal processor
core with a functioning C toolchain readily available. The very frugal ZPU [Har09] was
found to be a suitable choice. It does not only feature a small footprint in silicon but also
offers a native datapath width of 32 bits, which fits in well on SHAP’s Java platform. It also
implements a stack machine with a higher code density than typical RISC cores [Har09]. All
in all, this core with a few replacements of emulated for implemented instructions was found
to be well-sufficient for the task of memory management.
The structural composition of SHAP’s memory management unit (MMU) is depicted in
Fig. 4.26. The central control is observed by the ZPU, which functions as the Memory Control
Unit (MCU). A special mark management assists the traversal of the object graph during
the heap scan. The mark table backs the implemented tri-color marking. At the beginning
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Figure 4.26: Heap Memory Management: Structural Overview
of the GC cycle, it is initialized with the root set of references, which has been collected
from all attached SHAP cores acting as the mutators. During the heap scan, the reachability
information is completed by the help of the low-level scan engine. In addition to the plain
heap scan, the concurrent allocations of new objects are reported by the allocation engine and
concurrent modifications of the object graph are tracked by snapshot-at-beginning hardware
write barrier.
As SHAP uses indirect memory references to simplify the relocation of objects, references
must be frequently mapped to memory addresses. This mapping is performed within the
memory access management and accelerated by a reference translation buffer. The reference
descriptors defining the physical address and extent of the targeted objects are stored in a
table at the bottom of the address space below the actual object heap. A reference value
simply contains the index into this table. It must be noted that the physical address mapping
handles objects currently under relocation transparently. The access is automatically directed
to the correct copy of the partly moved object.
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Figure 4.27: Lifecycle of Memory Segments
4.2.3.3 Memory Organization
The available heap memory must be organized so as to allow a fast object allocation and data
access as well as an efficient garbage collection. An efficient allocation as in the implemented
bump-pointer fashion requires to fight the fragmentation of the recycled memory.
The SHAP MMU divides the available heap memory into segments. These are large
enough to accommodate complete objects of any practically relevant size so that an object is
backed by a flat continuous memory region. The memory segments assume different states
according to their current use and, thus, traverse their own lifecycle. The states of the seg-
ments are maintained by their individual association to linked management lists or to special-
ized hardware engines.
The complete segment lifecycle is shown in Fig. 4.27. Initially, all segments are empty
and linked within the respective list maintained by the MCU. Still part of the MMU startup,
the MCU will fill the FIFO connecting to the allocation engine with segment handles from
the pool of empty ones. It will also do so whenever the allocation engine returns segments
filled with young, recently allocated objects through the return FIFO. Usage statistics are
maintained for each of these used segments, which include the number of contained objects
and occupied space in words. These statistics are updated by runs of the garbage collector
so that the segment utilization declines as more and more objects contained in a segment
have fallen out of use and become unreachable. If this utilization drops below a defined
threshold, the segment is passed to the compaction engine. This will evacuate all live objects
into an initially empty evacuation segment and return the evacuated segment to the list of free
segments.
The allocation of object space in both the active allocation segment within the allocation
engine and the evacuation segment in the compaction engine are performed in a bump-pointer
fashion locating one object tightly behind the other. Only when an objects needs to be ac-
commodated, which does not fit into the remaining memory space, this segment is replaced
by an empty one and is itself enqueued as a used segment. As this exchange is not imma-
nently time-critical in the case of the compaction engine, this exchange is solely controlled
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Figure 4.28: Phases of the Garbage Collection Cycle
by the MCU. The allocation engine, on the other hand, is decoupled from the latency of this
software control by FIFOs. Thus, the active allocation segment can be exchanged promptly
so as to allow an instant object allocation.
The segmented memory organization requires the definition of a segment size. This choice
is a tradeoff, which must weigh the different consequences. While small segments increase
the management overhead and the frequency of segment state transitions, large ones reduce
the granularity of the segment utilization statistics so as to produce unspecific averages. The
choice of the segment size must also meet two hard constraints. First of all, a segment must
be large enough to accommodate the largest object size to support; and secondly, it must be
small enough to yield a minimum number of segments to perform the implemented tasks.
In particular, there must be enough segments to provide for an evacuation segment and to
fill the allocation FIFO in addition to the segments in regular use holding live objects. With
an allocation FIFO of depth two (2), a minimum of five segments would suffice. As this
demands for a permanent compaction of the one remaining segment, a larger number around
eight is, however, strongly advisable. Also note in this context that a very small number of
segments induces high fragmentation costs as the current allocation segment, the two spare
backups and the evacuation segment are potentially all empty.
4.2.3.4 Garbage Collection Cycle
The actual garbage collection implements a tracing approach with distinguished phases. Its
characteristics are the mark phase of the heap scan, which traces the object graph, and the
complete evacuation of sparsely used segments. The overall strategy has, thus, been termed
mark-and-copy [PRS10].
The overall GC cycle is summarized in Fig. 4.28. At very first, the hardware write barrier
is activated. While it is, indeed, only needed to detect modifications of the object graph
during the actual heap scan, its early activation makes it unnecessary to synchronize the later
transition from the root to the heap scan globally. This simplifies the integration of multi-
core setups. While the root scan is a distributed computation with local scans in each SHAP
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Table 4.5: GC Color Encoding Used by SHAP
Color Encoding
Mark Table Alternating Color
white 0 6= Cycle
gray 1 6= Cycle
black 1 = Cycle
core comprising the system, the following heap scan is performed centrally by the MMU.
The heap scan constitutes the actual object graph tracing. When it has finished, the write
barrier can be deactivated. During the post-processing, objects that have become unreachable
are identified, their weak references proxies are cleared and enqueued to reference queues as
needed, and unused reference values are collected for re-use. Last but not least, the utilization
statistics of the memory segments are updated so that sparse segments can be identified. The
evacuation of the remaining live objects, finally, realizes the recycling of memory space.
The hardware write barrier monitors the modification of the object graph during the heap
scan. In particular, it ensures that overwritten references are marked reachable. This is nec-
essary since the far more frequent read operations are not monitored. A preceding read of
the same field by a mutator, thus, remains unnoticed. If such was, indeed, performed, this
mutator has obtained a root reference to the object, which it might not have held during the
root scan and which might loose its last heap-internal link by being overwritten. The write
barrier, therefore, ensures that this potentially new root reference will not be overlooked.
During the root scan, all SHAP cores integrated into the system collect their individual root
sets locally. These root sets consist of the references contained in a small set of microcode
scratch registers and of the references stored on the stacks of alive11 Threads. As described
with the integrated stack unit, a multiplexed access port to the stack storage is provided for
this root scan. Within the cores, references are identified by a flag associated with each 32-
bit word. The global root set is then formed by a distributed computation on the GC Bus.
The MMU streams a cleared bit vector onto the GC Bus, in which each bit represents one
reference value. Each attached core then ors its root set into this vector so that the mark
table, finally, receives the overall root set.
The heap scan needs to traverse the complete object graph to collect all reachable objects.
Being a variant of the tricolor marking, it distinguished unvisited objects (white), visited-but-
unscanned objects (gray) and visited-and-scanned objects (black). As shown in Tab. 4.5, the
color of a reference is encoded by a bit in the mark table and an internal alternating color
associated with each reference. The meaning of the latter color, which is one of red or green,
alternates with each GC cycle. When this meaning is flipped at the beginning of the GC
cycle, all used references start out with their old color that does not match the color of the
new GC cycle. During the heap scan, all reachable objects turn black and, thus, assume the
color of the current GC cycle. Newly allocated objects can be directly assigned the color of
the current GC cycle as they need not be scanned.
11Alive Threads are those that have been started but not yet terminated. This includes Threads blocking on
IO operations or waiting on a monitor.
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Initially, the gray references to process are obtained from the mark table. As references are
discovered during the scanning, these are shaded gray by entering them into the mark table.
Whenever this causes the mark table bit to flip from 0 to 1, the reference has previously been
white and was encountered for the first time. In this case, the newly discovered reference is
also entered into the mark FIFO. This FIFO buffers the references to be processed by the scan
engine and allows non-blocking overruns. However, such overruns are flagged. When one
pass of the mark table searching for gray references completes, the overrun flag is checked.
If it is set, the mark table has got new entries in the completed pass that were lost by the
overrun. Therefore, another pass has to follow. Otherwise, all references that turned gray
during the last pass have already been processed and the heap scan can terminate. A final
unproductive pass through the whole mark table can so be avoided.
After the heap scan has completed, the write barrier can be deactivated. The reference
values, which are assigned to objects but retained their old color, refer to unreachable objects.
They are recycled by their appending to a free list. The statistics of the memory segments
containing the corresponding garbage objects are updated, which may make them eligible for
evacuation.
A new GC cycle will be initiated automatically when the number of available empty mem-
ory segments or free reference values drops below configurable thresholds. Together with its
start, the semantics of the GC colors is flipped so that all objects that survived the previous
cycle or have been allocated since are forced to prove their reachability by adopting the new
color to survive this new cycle.
4.2.3.5 Properties
Concurrency The garbage collection on SHAP is concurrent. The mutators are not halted
but may continue their execution and may modify the object graph in doing so.
Exactness It was stated before that the implemented garbage collection is exact. While
the root scan by the cores identifies references precisely by the use of type flags, the heap
scan exploits the bidirectional object layout for identifying reference values precisely and
efficiently.
Completeness Being an exact GC implementation, there are no false positives in the
identification of memory references that may inhibit the collection of unreachable subgraphs
of objects. The object graph tracing only marks objects that are newly allocated or have been
reachable from the root set at one time of the heap scan. Note that this includes the objects
marked by the write barrier: these had been reachable until their references were overwritten.
Conversely, stale objects that had already been unreachable at the beginning of the GC cycle
will never be marked and will, thus, be freed. The phased GC approach is, thus, complete.
It must be noted, however, that the current implementation of the distributed root scan
leaves a minor but existing chance for stale references to be reported. These are true refer-
ences, which are, however, no longer accessible to the executed program code. Such may,
for instance, survive within scratch microcode variables, which are used by the microcode
implementations of more complex bytecode instructions. These variables are not explicitly
cleared by the microcode after their use. Currently, variable usage policies attempt to ensure
a constant turnover in variables potentially containing references. This prevents the contained
values from growing old so as to minimize this effect:
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1. Reference values are only stored in low-index variable slots.
2. The use of low-index variables is strictly preferred if the microcode implementation of
a bytecode instruction does not use all of them.
As the continuing execution quickly overwrites the affected storage variables, stale references
have little or no practical impact. A general bound on the age of such references could only
be given in terms of the maximum distance of method activations. This distance is bounded
due to the necessarily constrained method size. The occurrences of other complex bytecode
instruction can hardly be enforced. Therefore, a provably complete collection will have to
invest execution time or extra hardware into the explicit invalidation of stale in-core storage.
Another source of stale in-core references is the stack. Knowing and scanning the exact
extent of the stack currently used by a thread is not sufficient to guarantee that only active
reference values are discovered. This is due to the fact that Java methods are not required to
initialize their local variables prior to their actual first use. The only restriction imposed is
that variables must be definitely assigned within the current method whenever they are read.
This allows variable slots whose use might be restricted to some rare control path to contain
stale values left over by some previous method invocation. Hardening against this leak again
requires a range invalidation of the stack frame of a returning method similar to the approach
suggested for the bump-pointer cache (cf. 4.2.2.4):
Soundness The garbage collection approach is sound. The root set reported by the mu-
tator includes all references known to them at the end of the root scan. All objects reachable
from this root set will be marked. Even if they become detached from the reachable object
graph by the overwriting of their last linking reference, the write barrier will ensure the mark-
ing of the affected subgraph. As the mutators can only obtain reference values through the
reported root set or by creating new objects (which are automatically marked), they will never
hold a reference that remains unmarked by the end of the heap scan.
Generational The utilized GC approach is not explicitly generational and does not regard
the age of certain object populations in any of its algorithmic decisions. Nevertheless, it
fosters the formation of object generations implicitly. Whereas filled allocation segments only
host young objects, the object population of an evacuation segment is necessarily matured and
has been separated from those objects that have come out of use. While matured segments do
not enjoy any special treatment during the heap scan, their population of long-living objects
will make them less frequently subject to evacuation.
4.2.3.6 Weak Handling
The support for weak references is an extension of the GC process described so far. The
Java API specifies weak references solely through the use of the proxy objects shown in
Fig. 4.25. This would allow to bind the weakness of a reference to it being a stored within the
field ref of some concrete subclass of Reference. As to avoid the then necessary coupling
of class type and object layout information with the GC-relevant semantics of a reference
value, the SHAP implementation makes weakness an inherent property of a reference value
itself.
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Figure 4.29: Reference Strength Tags
The weakness property is only recognized by the GC and ignored by the mutators. Thus, a
root scan can never identify weakly reachable objects. This is technically correct as the core
cannot hold a proper reference proxy in its scratch variables or on its stack. However, the
library implementation of the reference proxies that must ensure that weak reference values
do not spread where they do not belong. Especially, they should not be written back to
inappropriate data fields in objects on the heap.
Weak reference values are distinguished by their strength tags, which are encoded directly
within a reference word as shown in Fig. 4.29. Thus, the reference strength is a property of
each individual copy of a reference. SHAP can distinguish weak and soft references besides
regular strong references.
The change of reference strength is performed by the SHAP library implementation of the
Reference class. It uses privileged SHAP-specific bytecodes for this manipulation. The
ShapLinker accepts these bytecodes only within pre-defined native methods so that normal
user code has no access to this functionality. So, a reference can only be made weak during
the construction of a reference proxy. It is transformed back into a regular strong reference
within the get method.
As mentioned before, a weakly tagged reference is treated as such only within the heap.
While the Reference constructors tag the passed reference value, it only becomes weak
when it is copied into the instance field on the heap. Whereas this deferred weakening is
uncritical, more attention has to be paid on the other way around. After the referent has been
fetched from the heap by the get() method, it is untagged. Before it can be returned to the
requesting program, a possibly concurrently running heap scan must be informed that a new
strong root reference has sprung into existence and the object be marked as such. If, in the
meanwhile, the heap scan has even finished and found the object only weakly reachable, the
notification was late and get() must return null instead of the untagged reference. The
GC is then inevitably freeing the object and clearing the fields in its proxies.
During the heap scan, references tagged as weak are never followed so that the referent will
not be marked through such a reference. However, all objects containing a weak reference
will be collected within a linked list. After the completion of the heap scan, this list of
proxies is traversed. The proxies whose contained referents have been marked by the heap
scan are removed from this list. Otherwise, the referent was only weakly reachable and is to
be freed. Consequently, the referent field is nulled. The list of the cleared proxies is finally
reported to the runtime library across the Wishbone system bus. A system handler thread
will then enqueue them to ReferenceQueues as specified at the construction time of the
proxy objects. The processing of the weak references after the heap scan is implemented by
the MCU firmware.
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Table 4.6: Default GC Configuration (S3SK)
Memory Size 218 32-bit Words
Segments 24 = 16 Segments: 1 for Reference Table, 15 for Regular Use
Segment Size 214 = 16384 32-bit Words
Object Size 214 = 16384 32-bit Words max.
Reference Bits 13, i.e. 213 = 8192 Distinguishable Handles
GC Trigger 50% of Memory Space or Reference Handles used up
Compaction 29 = 512 unused 32-bit Words within Segment
Soft Collection < 2 remaining empty Segments
The soft reference flavor is either treated like strong references or like weak references.
Thus, they may be followed during the heap scan or they may be not. The decision on their
treatment is fix for a complete GC cycle. It is made at its beginning on the basis of the
observed memory utilization.
4.2.3.7 Rooting an Application
The heap management implemented on SHAP does not provide any privileged operations
for reserving the space for static application code or data. These are all stored in regular
representing objects. These must be organized as an object graph, to which the mutator holds
a root reference so as to avoid their reclamation. This is especially important for the only
kind of disguised references: the String and Class immediate references embedded in
the bytecode data.
The central object keeping an application together is an instance of the Application
class. It holds an array of all string constants of the application and a HashMap mapping
class names to their representing Class objects. This ensures that all class objects of the
application remain reachable from the Application object.
Although the Application object is the root of the application data, it is not itself
granted a root reference. Instead, its reachability is bound to the existence of an alive
Thread, which references this Application as its parent. Each alive Thread will au-
tomatically have a root reference from the executing mutator within a local variable at the
very bottom of its call stack where its run() method was invoked. When the last Thread
of an Application terminates, the complete application becomes eligible for garbage col-
lection.
4.2.3.8 Experimental Measurements
Again, measurements were performed with the SHAP realization on the S3SK board to char-
acterize the GC implementation. The default configuration of the memory subsystem for this
platform is summarized in Tab. 4.6. It is configured into the MCU firmware and depends, for
a large part, on the concrete hardware setting.
Both the platform configuration of the GC and basic statistics information about its opera-
tion can be queried through a system API provided by the SHAP runtime library. While this
gives access to figures such as the remaining number of empty segments and unused reference
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Figure 4.30: Weak Reference Processing Time in Comparison to Heap Scan [Rei08]
handles, low-level performance data has been obtained through monitoring implemented in
hard- and firmware. This functionality is normally not integrated into the system.
The processing of weak reference proxies constitutes a processing overhead as they are
enlisted during the heap scan to be revisited thereafter in order to verify that their referents
have been reached or to clear and enqueue them. This overhead grows linearly with the
number of proxy objects. This is shown in Fig. 4.30 for several scans of a heap, which are
all performed on identical object populations. These populations include a set of 500 plain
Objects, which are stored in an array. In addition to these strong references, an array of
500 WeakReferences maintains a weak reference to each of the Objects. The scans now
differ only in the number of WeakReferences, which have been unlinked programmati-
cally through a call of clear() before the run of the heap scan so as to control the number
of the processed weak reference proxies. The results show that the heap scan merely slows
down marginally with a growing number of weak reference proxies. The succeeding weak
reference processing, on the other hand, is impacted heavily. This cost difference is due to
the different implementation approaches used for these two phases: while the heap scan is
heavily accelerated by hardware assistance, the post-processing of the enqueued references
is simply performed by the MCU firmware.
The distinguished treatment of soft references according to the current memory utilization
is illustrated in Fig. 4.31. Initially, a set of few but large objects is allocated and made solely
soft-reachable. Then, small objects are created continuously and kept reachable so that the
memory fills up. While the GC keeps the large objects initially alive, the remaining empty
segments will eventually fall short of the threshold configured to two segments. When this
happens, the GC no longer follows soft references and will, thus, collect all solely softly
reachable objects. This reclamation of soft references is clearly shown by the discontinuity
in Fig. 4.31. There, the collection of the large softly reachable objects frees a large chunk of
three complete memory segments while merely recycling a couple of reference handles.
Also, the performance of the garbage collector was evaluated within a SHAP system run-
ning at 50 MHz on the mentioned Spartan-3 FPGA with an attached 1 MiByte SRAM, of
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Figure 4.32: GC Performance
which about 50 KiByte are occupied by API and application code. The benchmark applica-
tion spawns two threads. The first of these constantly allocates heap objects of a pre-defined
size, which are abandoned immediately after their construction to become eligible for garbage
collection. The second thread only wakes up every 100 ms just to log the current object allo-
cation count, which is incremented by the first thread upon each successful object creation.
The measurements were performed for different object sizes. Each measurement spans
over eight consecutive 100 ms intervals. In order to determine the sustained turnover of
objects and memory, which includes both their allocation and their recycling, these eight
intervals are preceded by another one to reach a steady state before the measurement begins.
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Figure 4.33: GC Jitter
The obtained object and memory turnovers are plotted against the respective object sizes
in Fig. 4.32. Performance jitter between the measuring intervals is only observable for object
sizes below 32 words and is depicted by the dispersion bars. Although small, this variation
can be directly attributed to an increased interference of the GC module with the mutator core
for small objects. The performance-limiting factor in these cases is apparently the pool of
available object handles rather than the actual memory consumption. Also, the fairly constant
object turnover for object sizes below 32 words suggests that the exhaustion of handles rather
than memory forces the GC into collection cycles.
As the object size grows beyond 32 words, the object turnover decreases notably. In this
region, the performance is limited by the SHAP core itself. Implementing a Java platform,
the microcode implementation of allocation bytecodes have to zero out the object storage
before returning the reference handle. Thus, the memory turnover, i.e. the object turnover
multiplied by the object size, is bounded by the speed of zeroing. Only the constant overhead
associate with an object construction including the iteration of the measurement loop allow a
steady but slowing increase of the memory turnover. This dependency of the object turnover
from the object size is illustrated through its good approximation by the included hyperbola.
While the numerator of this approximation is an arbitrary scale to the GC performance, the
constant summand 20.4 and the coefficient 1.46 of the denominator represent the constant
overhead and cost per object word, respectively. The corresponding approximation of the
memory turnover, which is simply scaled by the object size, is also shown.
Fig. 4.33 provides some deeper insight into the interference of the garbage collection with
the mutator progress. By the shortening of the measuring intervals, the averaging effect hid-
ing the jitter in computational progress is reduced. This is clearly apparent when comparing
the turnover graphs for the two different measuring intervals of 100 and 25 ms. Note that the
latter is scaled by four (4) so as to also reflect the object turnover normalized to a 100 ms time
interval. Yet again, such jitter can only be observed for small object sizes below 32 words. It
completely disappears for larger object sizes. Special care is, thus, required when recurrent
tasks with short periods produce much garbage consisting of many small objects.
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Figure 4.35: Impact of Pool of Reference Handles
As shown in Fig. 4.34, the memory turnover suffers when the memory size is decreased,
in this example, to half the space. The exhaustion of the memory available for allocation is
underlined by the increased performance jitter even beyond object sizes of 32 words. This
shows that the garbage collector can no longer operate solely in the background but has to
draw memory bandwidth from the mutator in order to sustain the required collection speed.
Finally, Fig. 4.35 shows the effect of doubling the number of available reference handles.
Supporting the thesis of an exhausted handle pool for small object sizes in the initial mea-
surement, the object turnover is clearly increased in this region while the figures for larger
object sizes remain unaffected. Notably, the object turnover slightly decreases for an object
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size of 32 words at the borderline of these regions. Apparently, the increased reference pool
incurred an additional small but measurable processing cost.
4.2.3.9 Evaluation
The garbage collector implemented on SHAP takes an approach very similar to the ones prac-
ticed by the Metronome [BCR03] and the Pauseless GC by Azul [azu08]. It is distinguished
from them by a low-level integration of all critical GC operations. Additionally, it is the first
embedded GC module to meet the CLDC 1.1 requirement of supporting weak references. As
shown, also the soft references and reference queues are supported.
The low-level integration of the GC within the memory management with its own au-
tonomous control essentially make SHAP a heterogeneous multicore system even in its con-
figuration with a single SHAP core. This construct can effectively utilize all spare memory
bandwidth with the finest possible granularity for GC-related work. This hard bound cannot
be beaten by software collectors, not even when they are parallelized in order to increase the
share of memory bandwidth used for garbage collection rather than by the competing muta-
tor. Relieving the application cores from having to perform the garbage collection themselves
further eliminates central competitions over resources including processor time and mutator
caches.
The SHAP GC meets real-time requirements. It can guarantee to meet the memory demand
of an application without GC pauses if the application is properly characterized in terms of
its maximum live data a and its maximum allocation rate ralloc. Directly after the completion
of a GC cycle, the memory in use u is bounded by the amount of live data at the beginning of
the cycle (≤ a) plus the newly allocated memory n:
u ≤ a+n (4.28)
≤ a+ ralloc · tcycle (4.29)
As another GC cycle time tcycle passes before dead memory is reclaimed for the next time, the
minimum size of system memory must be:
m ≥ a+2ralloc · tcycle (4.30)
The second addend of this equation specifies the memory overhead induced by the garbage
collection over the maximum memory space actually used by the application.
The GC cycle time tcycle is not constant but depends linearly on:
• the amount of live data, which must be processed during the heap scan and potentially
be relocated for compaction,
• the number of weak reference proxies, which must be processed, and
• the number of supported reference handles, which determines the run time of the dis-
tributed root scan and the processing time required to sweep the reference table.
The number of reference handles can reasonably be assumed to be proportional to the amount
of managed memory to reflect some assumed average object size o. Together with some
constant management overhead tmanage, this yields:
tcycle ≤ tmanage +
a
rscan+copy
+
w
rweak
+
m
o · rroot+ref
(4.31)
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where a, w and m are the bounds on the alive data and the number of weak references as well
as the size of the managed memory in place of the reference handles, each together with their
normalized processing rates. Substituting this into Eq. (4.30) produces:
m ≥ a+2ralloc ·
(
tmanage +
a
rscan+copy
+
w
rweak
+
m
o · rroot+ref
)
(4.32)
Observe that this equation allows to pay nearly for everything by additional memory. At a
first glance, it might be surprising that this even includes a slow heap scan. However, this
result is clearly justified considering the fact that neither dead nor newly allocated memory
add to the scanning work within a GC cycle. In fact, it is this property that guarantees that a
GC setup always exists – at least, theoretically – even if the GC progress is heavily throttled
by mutators producing much memory traffic themselves. They only may not consume all
available memory bandwidth.
The actual critical processing, which might prevent a solution no matter how much memory
one would be willing to invest, is that of the reference handles:
m > 2ralloc ·
m
o · rroot+ref
(4.33)
o · rroot+ref > 2ralloc (4.34)
The assumed word size s cannot be increased arbitrarily as the number of available reference
handles must meet the needs of the application. As demonstrated by the experimental mea-
surements, also the shortage of this resource may become a source of unwanted GC pauses.
In practice, of course, also the amount of available memory cannot be chosen arbitrarily but
will be constrained by the chosen hardware platform and the permissible costs.
Eq. (4.32) requires yet some more refinement due to the used segmented memory organi-
zation. On the side, the fragmentation overhead must be accounted for, which reduces the
actual available memory space to:
m′ =
s−omax +1
s
m (4.35)
where s is the segment size and omax the maximum size of an object created by the analyzed
application. On the other hand, the bound on the anticipated copying work can be reduced by
acknowledging that the segments holding the static application data need not be evacuated.
Last but not least, the physical memory attachment impacts the interference that may be
observed between the mutator and the concurrent GC. In particular, burst-based memory
accesses decrease the granularity, at which the GC may utilize memory bandwidth and can be
preempted. This contributes additional costs to each physical memory access by the mutator.
Although it can be shown that the GC is able to operate without collection pauses with
sufficient provision of memory for a properly characterized application, the general bound
resulting from Eq. (4.32) is typically not tight. In particular, it does not yet exploit the for-
mation of segments with long-lived object populations, which reduces the copying effort that
must be accounted. However, this effect appears hard to grasp for anything but the static ap-
plication data. Even the results of pragmatic test runs may be treacherous as a subtle change
in the allocation profile of an allocation may produce a totally different grouping of objects
in segments, which, in turn, implies a different compaction workload. Thus, the derivation of
tighter memory bounds requires very detailed knowledge of the memory utilization profile of
an application going far beyond its allocation rate and maximum live memory.
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4.3 JemBench Results
Although the main constraint of this work has been the predictable code execution, absolute
performance figures shall not be withheld. Such figures allow the comparison with other
related projects and help to track the own development in terms of efficiency.
The most similar competitor of SHAP is JOP. Both platforms pursue similar goals and
explore the predictable execution of Java programs in the domain of small embedded appli-
cations. While the JOP group around Martin Schoeberl has an additional focus on WCET
analysis tools, SHAP is richer in architectural features and actually provides a CLDC 1.1
platform. In fact, the features distinguishing SHAP include the improved handling of all
type inclusion tests, the interface method dispatch through colored references, the spill-free
on-chip stack, the more predictable method cache, and the concurrent hardware garbage col-
lection with weak reference support.
Tab. 4.7 shows the scores a single-core SHAP achieves on an ML505 board for the em-
bedded benchmark suite JemBench, which was recently composed and published by Martin
Schoeberl (JOP), Sascha Uhrig (jamuth), and myself [SPU10]. For comparison, the current
scores published for JOP12 on a somewhat faster Altera Cyclone with a faster SRAM mod-
ule with a shorter read latency are provided. The final column of the table lists the relative
speedup of SHAP over JOP, which is normalized by the clock frequency. A normalization
with respect to the different RAM latencies is not performed as this depends highly on the
specific instruction mix. Thus, SHAP has an uncompensated systematic disadvantage in this
specific comparison. Note that this also affects memory write accesses. Although these are
pipelined in the low-level memory controller, the memory management typically requires a
preceding read to translate an indirect memory reference to a physical address.
The speedup figures of the memory-centric kernel benchmarks Sieve and BubbleSort reveal
the impact of the slower memory. However, this disadvantage is already overcompensated
in the application benchmarks. These benchmark comprise a balanced mix of method invo-
cations, computation and memory accesses. There, SHAP achieves an actual speedup over
JOP.
The results obtained for the parallel benchmarks are very diverse. SHAP clearly wins the
NQueens benchmark, which comprises an intense recursive computation with very few mem-
ory accesses. The advanced method handling features of the stack module and the method
cache can really show off in this scenario. Note that even the absolute score achieved by
SHAP exceeds that of JOP in spite of its lower clock frequency. In the dummy test executing
an empty loop, JOP and SHAP are close to a reasonable tie. However, the matrix multiplica-
tion scores appear disproportionate. While SHAP’s score drops significantly with respect to
the dummy test, JOP’s score even increases.
Finally, SHAP clearly wins the streaming benchmark AES. This benchmark implements a
processing pipeline. JOP’s performance is apparently hurt significantly by the use of a single
global lock for the monitor implementation. This introduces false synchronization conflicts
between the individual pipeline stages. SHAP does not suffer from this deficiency.
For further reference, possibly for future comparisons, SHAP’s scores achieved in the mi-
cro benchmarks are also listed. The corresponding values for JOP have not yet been pub-
lished. For a quick remark on the speed of method invocations, note that invokevirtual
and invokeinterface are really close by another. The remaining performance difference
12See: http://www.jopwiki.com/JemBench
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Table 4.7: JemBench Results and Comparison
SHAP/XC5VLX50 JOP/EP1C12 Normalized
Benchmark Characteristic80 MHz 100 MHz Speedup
3-cycle read 2-cycle read over JOP
Kernel Benchmarks:
Sieve mem writes 5258 6913 0.95
BubbleSort mem read/writes 2528 3878 0.81
Application Benchmarks:
Kfl mix 18063 20686 1.09
Lift mix 17411 20557 1.06
UdpIp mix 8701 9147 1.19
Parallel Benchmarks:
Dummy Test synchronization 102 124 1.03
Matrix Multiplication mem read/writes 54 138 0.49
NQueens(N=9;L=3) recursive computation 69 50 1.73
Stream Benchmarks:
AES synchr.+mix 139 22 7.90
Micro Benchmarks:
iload_3 iadd 39945000 — —
iload_3 imul 40136000 — —
iload_3 idiv 2284000 — —
ldc iadd 10010000 — —
iinc 15947000 — —
aload iaload 3998000 — —
if_icmplt not taken 13357000 — —
if_icmplt taken 13315000 — —
checkcast 4443000 — —
getfield 7269000 — —
getstatic iadd 5722000 — —
invokeinterface 1506574 — —
invokestatic 2164000 — —
invokevirtual 1665000 — —
synchronized(this) 1665000 — —
synchronized Method 1862479 — —
is not only due to the addition of the color only required for the interface method dispatch,
but it is also provoked by the microcode organization. The presumed less frequent inter-
face method dispatch includes a branch to the shared final method invocation code, to which
the virtual dispatch simply falls through. As static invocations obtain their effective method
addresses directly from the instruction stream, they do not require any additional memory
access in the dispatch. This clearly makes them the fastest invocation kind.
5 Summary and Future Work
This thesis has described and evaluated a series of measures to improve the efficiency and
predictability of the execution of object-oriented code on the embedded Java platform SHAP.
Two strands have been followed to achieve this goal: (1) the optimization of the execution of
the sequential bytecode itself and (2) the decoupling of the execution progress of the appli-
cation from vital system services by providing them through designated concurrent hardware
modules.
The optimization of the bytecode execution is based on a cooperative code processing by
the off-line ShapLinker and the application loader on the SHAP processor. In contrast to
plain bytecode optimizers, the ShapLinker is allowed to exploit link-time knowledge in its
processing. It performs an intraprocedural data flow analysis for optimizing the utilization
of local variable slots and for tightening the available type information. The improved type
information enables the simplification of method dispatches, which, in turn, amplifies the ef-
fect of other optimization measures, in particular, the one of method inlining. The performed
optimization measures have been shown to achieve a speedup of 1.1 on a single-core SHAP
and over 1.2 on a 9-core SHAP processor.
While the ShapLinker already resolves primitive immediate bytecode operands from the
constant pool, it is the on-chip application loader, which enables the dynamic inline resolu-
tion of reference immediates. A carefully phased design has been shown to allow even the
bootloading process to be implemented mostly by Java code albeit it is itself subject to the
code resolution process. The implemented approach essentially anticipates the dynamic mor-
phing of standard bytecodes into their quick variants and makes the provision of both kinds
on the SHAP processor unnecessary.
An essential contribution towards a predictable bytecode execution is the described and
implemented constant-time interface method dispatch and type verification. The proposed
technique relies on auxiliary interface type information (called color) that is carried trans-
parently within each reference value. The color is attached to a reference value by special
SHAP-specific bytecodes, which are injected by the ShapLinker. The appropriate injection
points for the interface type coercion are computed by a backwards traversal of the data flow
graph. The type information associated with a properly colored reference turns interface
method dispatches and type inclusion tests into simple table lookups. The backing itables
are compact. Their direct inclusion in the virtual dispatch tables as currently implemented on
SHAP works well in practice. However, degenerated dense interface hierarchies can inflate
the size of the virtual tables by necessary entry duplication. It has been shown that this ef-
fect can be avoided by introducing additional table indirections, which enable the re-use of
itable within a class and also along an inheritance path.
The predictable execution of application code does not only require an efficient, if possible,
constant-time execution of the individual Java bytecodes. It also demands the avoidance of
structural hazards with background system services. This thesis has proposed and evaluated
hardware implementations of an in-core stack, a method cache and an autonomous garbage
collector. All of them decouple their represented service from the direct competition with
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the application over processor time and memory bandwidth. These hardware modules are
also aware of abstractions such as threads, methods, and objects so that they can provide
higher-level functionality autonomously offering a corresponding control interface to the core
processor. The generic implementation of the modules enables their flexible adjustment to
application-specific requirements.
The spill-free stack module that has been implemented for SHAP constructs and unrolls
method frames autonomously. It further assists the core in the management of multiple time-
sharing threads of execution by organizing their individual execution stacks. It creates log-
ically linked spaghetti stacks for the dynamic management of the stack memory that is or-
ganized in fixed-size blocks. The default parametrization of SHAP’s stack module has been
justified by the analysis of the implementations of the SHAP runtime library, a standard and
an application benchmark. Additionally, the runtime library implementation of the J2SE was
examined, which indicated that the derived parameters are not specific to small embedded
environments. Consequently, most employments of SHAP will work with the derived de-
fault parametrization of the stack module notwithstanding the readily available possibility to
customize them easily.
While the in-core stack module takes a heavily-used data path from the memory interface,
the method cache approach is adopted to mitigate structural hazards in concurrent data and
code memory accesses. A novel code cache organization has been proposed and compared
to traditional caching approaches. This bump-pointer method cache is distinguished by pre-
dictable cache hits and misses, which can be inferred statically from a local code analysis.
Address aliasing, in particular also between caller and callee, is fully eliminated by mirroring
the call hierarchy. Although the cache treats methods as a integral unit, it avoids the frag-
mentation of the cache memory by a dense bump-pointer allocation of the cache storage. A
sliding window over the cache contents realizes an associativity of three. The benchmarking
of the bump-pointer cache and alternative simpler and traditional code cache organizations
has rendered the bump-pointer cache competitive in performance. It clearly outperforms sim-
ple single-word or prefetch buffers. Although a classic associative cache line organization
occasionally achieves a better hit metric, these performance costs are rather low and justified
by the gained predictability.
Finally, a memory management unit has been described and analyzed. It implements the
abstraction of an object heap, which allows the attached mutators to allocate and access
dynamically-created memory objects. The reclamation of the memory occupied by unreach-
able and, thus, unused objects is performed autonomously by an integrated concurrent and
exact garbage collector. Its low-level integration allows it to operate on cycle steeling with
virtually no interference with the mutator operation. Such a great efficiency of the utilization
of the memory bandwidth not claimed by the mutators cannot be achieved by any software
garbage collection performed by the mutators themselves. The low-level integration of ba-
sic but critical functionality further enables an instant constant-time object allocation, a fast
write barrier implementation and a transparent, non-interrupting relocation of objects. A
mark-and-copy collection strategy is used upon a segmented memory organization. The re-
quired copying effort is limited to objects surviving within sparsely used memory segments.
The tendency of long-lived objects to accumulate within old segments reduces this copying
overhead.
The memory management unit pioneers the first embedded garbage collector that supports
weak references in compliance with the CLDC 1.1, and provides soft references and reference
queues on top this requirement. The introduction of a higher-level control by a minimal C-
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programmed ZPU core made the implementation of this functionality feasible. The garbage
collector has been benchmark and shown to be ready for real-time applications as long as
their memory utilization profile can be modelled precisely in terms of their maximum live
data and their maximum allocation rate.
Future developments of the SHAP platform may integrate further bytecode-level optimiza-
tions to the ShapLinker by a complete re-schedule of the computed data flow. Again, the
lacking need to produce verifiable bytecode promises notable gains also from such a means.
As identified in this thesis, some hardening of the core architecture is still required (a) to
mitigate the effects of capacity misses in the bump-pointer method cache, and (b) to effi-
ciently identify stale reference values inside in-core storage during the distributed root scan.
Both of these can be encountered by a range invalidation, which can be implemented effi-
ciently on FPGA devices as described in detail for the method cache.
It is worth to note that the techniques developed and implemented in the course of this
thesis are not limited to the scope of SHAP or embedded Java platforms. They are equally
valid in similar contexts such as the Common Language Infrastructure (CLI), the heart of
Microsoft’s .NET framework. First efforts to provide an embedded hardware CLI have been
described by Libby and Kent [LK07].
The chances to conquer larger-scale, non-embedded JVM implementations are not tremen-
dous. They run on host systems that can afford to provide extra resources for just-in-time and
dynamically-adaptive compilation approaches. These allow an even more directed code opti-
mization, which takes runtime execution profiles into account. However, the reference color-
ing approach for efficient constant-time interface method dispatches also promises benefits in
the non-embedded domain with larger applications and more complex interface inheritance
hierarchies. The auxiliary color information fits easily into memory addresses of modern 64-
bit systems. It must only be masked out for actual memory accesses. With a little help from
the MMU, this masking could be implemented efficiently.
The reference coloring can be generalized beyond the dispatch of interface methods. A
reference simply adopts the role as an implementer of a specific interface when it is colored.
In the context of Java, the implementation a class provides to comply to an interface is unique.
This is not demanded by the reference coloring. Indeed, different implementations of the
same interface may be available. They can be distinguished by different reference colors,
which are associated conditionally, for instance, depending on the object state. This capability
provides a perfect implementation mechanism for the metamorphic programming approach,
which Maurer reported to achieve high performance [Mau04]. A further extension of the
reference coloring may not only include such pluggable behavior but also pluggable state so
as to approach a native implementation of mixins.

Appendix A
A Historical Account
on Object Orientation
This is a brief outline of the development of the abstractions found in modern object-oriented
languages. It will roughly follow the historical development of programming abstractions
starting from simple subroutines and going somewhat beyond the scope of class-based lan-
guages, whose representative Java provided the vehicle platform for this work.
A.1 Subroutines
Subroutines introduced the first simple abstraction enabling a more structured program code
organization as compared to the use of labal-based branching. They are often distinguished
into functions that have a distinguished return value and procedures that do not. The selection
of the routine to be called at a specific invocation point is solely made by the compiler, which
translates it into a direct call to the static address of this routine.
The compiler needs to resolve the appropriate routine implementation for an invocation
in the program code. This selection is usually based solely on the name of the subroutine.
Although many languages require the compilers to verify the types of the concrete passed ar-
guments against the formally specified argument list, the argument list does usually not serve
the distinction of implementations. Thus, the name of a subroutine may not be overloaded. A
still most prominent example of such a language is C, for which function prototypes enabling
argument checking were manifested in the ANSI / ISO standardization [Ker88].
Indirect calls may be programmed when subroutine pointers are supported. In this case,
the address of the subroutine is directly provided through a pointer variable. Usually, the use
of this variable will be preceded by an assignment anticipating the usual resolution of the
subroutine implementation by name. Additionally, anonymous subroutines (also referred to
as closures) may be supported to provide a callable subroutine address.
Languages that use subroutine prototype declarations specifying the formal argument type
list allow a limited degree of polymorphism. If structured user-defined types, i.e. records, are
supported, they will have to match exactly. Primitive types as used for numerical values are,
however, regularly allowed to undergo intuitive widening conversions that are automatically
injected by the compiler. Thus, a function expecting a 64-bit integer argument may be called
passing a 32-bit integral value. The converse should not pass without, at least, a warning as
the actual values passed at run time may be out of the range accepted by the function. Also
note that such conversions are valid for values but not for pointers to such values, which are
required to be backed by a memory section of appropriate size.
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Procedural languages often allow subroutine names to be scoped quite similar to variables
within another subroutine or statement block. Languages such as Algol, Simula and Pascal
represent this philosophy. The prominent C, on the other hand, only knows the containment to
the current compilation unit (a source file plus the included headers) if a function is declared
static. This is simply achieved by not exporting the function name as a symbol to the
generated object file.
A.2 Coroutines
Coroutines were originally described by Conway who also credits Joel Erdwinn for having
the idea concurrently [Con63]. Coroutines implement quasi-parallel control flows, which
may actively suspend their execution by yielding to another coroutine. When resuming, they
start exactly from where they left off. Like a subroutine, a coroutine maintains a state con-
sisting of local variable values and the execution pointer. Unlike a subroutine, this state is
preserved across and re-activated by invocations.
Today, the concept of coroutines can still be found in the process abstraction of the hard-
ware description language VHDL. It has fallen out of use in the context of mainstream pro-
gramming languages, where it has been superceded by the abstraction of control flow threads.
Their persisting contribution is, however, that they provided a local context for data that sur-
vived the activation gaps of the routine. This mechanism also backed the process concept be-
hind the simulation language Simula by Dahl and Nygaard [DN66]. As these processes also
served as heap-allocated data containers structured like records, it just took the inspiration
through the work by Hoare [Hoa65] to evolve Simula 67, which is now considered the first
object-oriented language [Kro05]1 with an extensible, class-based hierarchical type system.
The resulting classes implemented a multitude of concepts: they were data and subroutine
containers, coroutines or even package namespaces.
A.3 The Abstract Data Type
Although Simula 67 had already introduced what is now known as object-orientation, it took
well over a decade before these ideas entered mainstream procedural programming lan-
guages. These adopted a similar but far less flexible concept first: the abstract data type
(ADT) [LZ74].
The ADT promotes some design principles quite similar to the object-oriented approach:
the association of a data structure with its defined operations and information hiding, i.e.
the encapsulation of the concrete implementation. This was achieved by bundles of data
and subroutine definitions called modules or packages that separated the publicly available
interface from the private implementation.
The ADT as realized with procedural languages made the concrete implementation of its
interface substitutable at compile time. Although this was a major advance, it did not meet
the capabilities of the virtual dispatch introduced for class-based type hierarchies.
1The statement by Krogdahl [Kro05] that the cited work by Hoare already introduced the concept of subrecords
must be disputed. It did, however, introduce record classes and typed record references as new types for
variables and record fields. Nonetheless, Simula 67 was to have a hierarchical type system built from super-
and subclasses. This concept was later described in a joint publication by both Dahl and Hoare [DH72].
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A.4 Classes and Methods
Classes and methods are quite different abstractions in modern object-oriented languages:
While classes are an advanced realization of the ADT concept, their methods are the sub-
routines that implement the operations defined upon class instances. These methods are
generally defined inside the namespaces established by the classes themselves. Yet, in the
evolution of Simula both concepts are derived from the procedure. Still in 1972, Dahl and
Hoare state [DH72]:
A procedure which is capable of giving rise to block instances which survive
its call will be known as a class; and the instances will be known as objects of
that class.
The body of such a class usually initialized its state. Today, it would belong to a sepa-
rate instance initialization routine called a constructor. The coroutine capabilities of these
classes stemming from the original process concept of early Simula were not adopted in later
mainstream object-oriented languages.
Classes did, however, not only introduce some syntactic sugar to implement ADTs. The
ability to create a class hierarchy by extending superclasses through subclasses enabled type
polymorphism as each instance of a subclass could be used wherever an instance of one of
its superclasses was required. This was possible as all fields defined by a superclass were
inherited by a subclass and were, thus, defined so that accessing them was valid. Additional
fields only defined by the subclass could simply be ignored when looking at an object as
being an instance of a superclass.
Most importantly, Simula 67 also introduced a novel method dispatch mechanism. While
the traditional compiler-resolved procedure call was still the default way to bind a method
implementation to a call site, methods could also be declared to be invoked virtually. This
meant that the invocation of such methods through object references acknowledged the type
of the object referenced at run time, which could be any subclass of the class used to type
the reference. The actual implementation invoked would be the most specific found when
searching the class hierarchy upwards starting from the actual runtime type.
A virtual dispatch is generally more expensive than a regular procedure call as the actual
implementation must be looked up at run time. It is, however, also very powerful and, thus,
has been included into the mainstream class-based object-oriented languages such as C++
[Str00] and C# [HWG03]. It is even the dominant method dispatch model in Java applied to
almost all invocations of instance methods. Common to all these languages is that they view
the class hierarchy as nominal type system, which is imposed on all reference values whether
variables, arguments or data fields. Their compilers will only allow calls to methods that can
be proven to be resolvable at run time through the definition of the reference type2. Possible
overrides in subclasses can certainly change the implementation of the method but can never
void the existence of some implementation.
2Additional link-time verification by late binding platforms like Java ensures that class implementation
changes between compilation and employment are detected and signaled through exceptions.
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A.5 Dynamic Typing and Prototypes
Dynamic method dispatching can be generalized beyond the static compiler-enforced class
concept as introduced by Simula 67. In fact, both concepts can be isolated. Thus, it could
be permissible to invoke any method on any reference value as long as the runtime instances
encountered at the call site offered an implementation for it. It is not at all necessary that all
these instances are related through a common ancestor type that specifies this method. While
this approach disables the compile-time checking of the validity of the call in favor of a check
at run time, it also increases flexibility.
The language Smalltalk [GR83], while still implementing a class concept, implements this
approach and uses untyped reference values. Arbitrary methods can be invoked on them –
or,using the Smalltalk terminology, arbitrary messages may be sent to them. The applicable
implementation is looked up inside the class associated with the instance encountered at run
time. An exception is raised if none can be found.
This dynamic typing has even gained some interest from the Java community. The official
JSR 292 (Java Specification Request) aims at the enhanced JVM support for dynamically
typed languages. Its main contribution is to be the definition of the new method invocation
bytecode invokedynamic [Javd], which provides a method invocation means that does
not rely on Java’s native static type system.
Quite some scripting languages, most prominently JavaScript used for many web scripting
applications, are prototype-based (sometimes also referred to as object-based). These lan-
guages completely abandon the class concept. Instead, each object has its own individual
definition now including the state encoded inside the data fields and the implementation of
the methods it understands. This full structural and behavioral specification may be inherited
by clones using an object as prototype. These clones may add to or delete fields and methods
as needed. Thus, individual instances do no longer follow a blueprint defined by a class but
are self-defined. Moreso, there is no nominal type hierarchy explicitly defined by class inher-
itance. Instead, each object is of every type whose structural interface it fulfills. These type
interfaces are not defined explicitly but are implied by the use of a value within a code block.
A.6 Multimethods
Another approach to generalize the dynamic dispatch is the elimination of the asymmetry in
the handling of method arguments. Already the language used, "‘invoke a method upon"’ or
"‘send a message to"’ an object, distinguishes the receiver object from all other arguments.
This is usually reflected once more in the syntax used for coding a method invocation, which
reserves an outstanding position for the this argument that often precedes the method name
while all other arguments follow.
The receiver object also enjoys distinguished semantic attention. Its runtime class or one of
its superclasses is the one that must deliver the concrete method implementation dispatched
to. It is also the only argument whose exact runtime type is taken into account at all for
method dispatching. All other arguments, at best, only contribute their static type determined
by the compiler to the specification of which method to look for at run time.
An outstanding receiver argument is avoided by the Common Lisp Object System (CLOS)
[GLS90] implemented for and now part of the functional programming language Common
Lisp. Although the term method is used, these are not defined within the namespace of a
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Obstacle Multimethods:
collide(Obstacle o, Obstacle o) { ... }
collide(Astroid  a, Obstacle o) { ... }
collide(Obstacle o, Astroid  a) { ... }
Astroid
{
collide(a1, a2);
}
// ambiguous
Astroid a1, a2;
Figure A.1: Ambiguous Most Specific Multimethod
specific class. Rather, multiple methods that only differ in the typing of their parameters
may be grouped to belong to one generic function with a type interface sufficiently general
to subsume all attached implementations. The invocation of such a generic function requires
the determination of the effective method whose code is to be executed. The standard imple-
mentation of this customizable procedure invokes the most specific of the applicable imple-
mentations3 as determined by taking all actual runtime argument types into account4.
As exemplified in Fig. A.1, the most specific applicable method implementation is not nec-
essarily well-defined. Calling collide on two Astroids renders all three defined method
implementations applicable while none of them provides an exact type match. Rather, the last
two implementation both require only a single type relaxation from Astroid to Obstacle
making them equally specific. As the standard selection procedure of CLOS examines the
argument types in declaration order and chooses the more specific implementation upon the
first encountered difference, it would select the last implementations. Although also having
adopted the generic function concept, the language S4 / R, on the other hand, detects and
warns about ambiguities before invoking the first implementation [Cha06]5.
The ability to dispatch in accordance of the runtime types of more than just the receiver
argument proves to have quite a few common use cases. Most notably, it enables the intu-
itive implementation of operations that are symmetric with respect to their argument types.
This may, for instance, be used to implement basic arithmetic operations coping with two
polymorphic runtime types. Also operations working across two class hierarchies are good
candidates for multiple dispatch.
The absence of multiple dispatch in the mainstream object-oriented languages, which
only dispatch on the type of the distinguished receiver object, triggered the invention of
workaround mechanisms. Explicit type casing enumerates all the supported types together
with the definition of the corresponding action. Somewhat more structure is imposed by the
3A method m is applicable iff for all types (S1,S2, . . . ,Sn) of the invocation arguments and its formal argument
type list (T1,T2, . . . ,Tn), Si is a subtype of Ti (Si ≤ Ti for all i∈ [0,n]). It is more specific than another method
with formal argument type list (U1,U2, . . . ,Un) iff Ti ≤Ui for all i ∈ [0,n].
4The lookup procedure performed to resolve the effective method of a generic function at run time is actually
quite similar to the compile-time resolution of overloaded method names in single-dispatch languages like
C++, C# and Java. In the case of Java, the complete process has grown quite complex with introducing
generics, implicit boxing and unboxing as well as variable arity methods while preserving compatibility to
older platform releases [GJSB05, § 15.12.2].
5Languages that face such ambiguities when resolving overloaded methods at compile time generally take
the safest route and stop the compilation with an error requesting the programmer to disambiguate them
manually.
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Figure A.2: Double Dispatch by the Visitor Design Pattern
solution suggested by Ingalls [Ing86]. It essentially employs what is now known as the visitor
design pattern, which utilizes two single dispatches through a rebouncing method invocation
to implement the double dispatch as depicted in Fig. A.2.
As is true for most workarounds, the manual addition of multiple dispatch is quite cum-
bersome. This triggered proposals for direct language support for multiple dispatch by Java.
While the walkabout [PJ98] and the related runabout [Gro03] patterns use reflection to au-
tomate the secondary dispatch, the MultiJava extension [CMLC06] even adds, among other
features, full multiple dispatch by automated compile-time dispatch generation to the Java
language. Although the addition of multiple dispatch to Java had even been suggested be-
fore [DLS+01], it has not made its way into the standard language and is neither a common
standard feature of mainstream object-oriented languages.
A.7 Polymorphism
Class-based object-oriented programming languages as pioneered by Simula 67 made the
concept of polymorphism adopt many faces. Using the classification introduced by Cardelli
and Wegner [CW85], we can distinguish:
• The ad-hoc type coercion allowing the implicit (usually widening) conversion of prim-
itive types as to match the argument type list specification of a function. Clearly, this
A.7 Polymorphism VII
feature is only available in languages that support and evaluate the specification of
typed formal argument lists. It was introduced to C through function prototypes. It is
a standard feature of the mainstream statically typed object-oriented languages such as
C++, Java and C#, of which C++ and C# allow it to be extended to user-defined types
through conversion constructors and conversion operators.
• The ad-hoc operator overloading for arithmetic or logic operations that are equally
applicable to several primitive built-in types such as the addition applied to integral,
rational or, if available, complex numbers. This feature is not restricted to object-
oriented programming languages but is offered by virtually all of them. There are
procedural (ADA) as well as object-oriented (C++) languages that make this feature
extensible to user-defined types.
• The ad-hoc method overloading permitting method implementations with distinct ar-
gument type lists to share a single name. This concept is conceptionally very similar, if
not identical, to operator overloading. While it is now widely supported by (necessar-
ily) statically typed object-oriented languages, overloaded subroutine names in early
programming languages were usually restricted to builtin intrinsic functions.
• The universal type inclusion is the central polymorphism of object-oriented languages.
It allows subtype instances to work wherever a supertype is expected. In statically typed
object-oriented languages, the subtype relationship is defined by the inheritance hierar-
chy of classes6. Duck-typed and prototype-based languages do not rely on a statically
defined type hierarchy but assume type inclusion as long as the instance encountered at
run time provides the attributes and methods required.
• The universal parametric polymorphism allowing the implementation of generic func-
tions and data structures that can be parametrized with different specific types. While
C++ uses a template-based approach duplicating the code for each parametrization
encountered during the compilation, Java erases parametric type signatures for the pur-
pose of bytecode generation. Only, the interfacing with a parametrized instance of such
a generic type is then guarded by appropriately injected type checks to be performed
at run time. Thus, generics are merely a compile-time feature in Java introduced for
cleaner, more robust software development [Bra04]. In contrast to C++, Java does not
support the parametration with primitive types. C#, in turn, tries to benefit from a hy-
brid approach, which only duplicates implementations when used with primitive types
while employing a single implementation for all reference types.
The inherent property of the ad-hoc polymorphisms is that they operate on strictly bounded
sets of types. These sets are defined either by the language specification defining the operator
and implicit conversion semantics or by the range of method (and operator) implementations
provided through user code. Quite on the contrary, the universal polymorphisms do not in
6Although inheritance and subtyping commonly refer to the same concept in object-oriented languages and are
defined as such in their specification documents [GJSB05, § 4.10], type inheritance does generally not meet
what has become to be known as the Liskov substitution principle [Lis87, LW94]. Type-theoretic concerns
were also raised by Cook et al. [CHC90] with suggestions to separate both terms clearly. In programming
language practice, the view on inheritance as the very means to give rise to a nominal subtype relation is
prevalent. This work adopts the common latter view, which, in the context of Java, includes both class and
interface inheritance, thus, providing the unifying term type for both.
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themselves put a limit on the set of supported types. Consequently, the set of types operated
upon by universally polymorphic code is generally not known in advance and may grow over
time. Note, however, that universal polymorphism does nto bound the number of supported
types, it will often require the supported types to fulfill some contract as being derived from
a common superclass or to implement a certain set of methods.
In statically typed languages, such as Java, ad-hoc polymorphisms are resolved by the com-
piler. Thus, it is reduced to a mechanism merely enabling a simpler, more intuitive syntax
allowing to use the same operators on different types and the same name for methods dis-
tinguished by their (static) argument type lists. The backing implementation of each specific
implementation is uniquely identified by a selector incorporating the method name and an
encoding of the argument type list. While C++ compilers employ name mangling to append
the type code to the method name, Java uses name-descriptor tuples for method invocation.
A disambiguation by name is generally not necessary for operators on builtin primitive types,
which are directly compiled into the appropriate arithmetic instructions.
The universal polymorphism, specifically the type inclusion, is the one generally meant
when talking about object-oriented languages to be polymorphic. Its strength is achieved by
allowing subtypes to come with their own specific implementation for one common method
selector. While the common method selectors enable calling code to target all subtypes, the
dynamic dispatch brings in the polymorphic implementations backing it.
Appendix B
Method Dispatching
B.1 The Kinds of Java Method Invocations
The Java Virtual Machine knows four flavors of method invocations reflected by four indi-
vidual bytecodes [LY99]:
invokestatic is used for the invocation of class methods. These are the only methods
that do not require an instance of the class as an implicit receiving this argument.
In a Java program, class method invocations are regularly qualified by the name of the
defining class, which may be omitted in code within the defining class itself. Although
the qualification by the compile-time type of an expression yielding a reference is per-
mitted as well, such practice is hardly intuitive and likely to provoke the misperception
of the invocation of an instance method.
For a static method call, the defining class type merely establishes a namespace. The
invocation at run time boils down to a classic procedure call and does not require any
special dispatch effort.
invokespecial requests the non-virtual invocation of an instance method. For this rea-
son, it used to be named invokenonvirtual prior to JDK 1.0.2 [LY99, § 6]. Its
renaming was accompanied with a slight but significant change of its semantics, which
is activated by the ACC_SUPER flag of a class [LY99, § 4.1]. While the early version
invoked the named method as provided by the exact class specified by the compiler, the
newer one searches the effective method implementation up the class hierarchy start-
ing from this class. This circumvents versioning issues when an indirectly inherited
method implementation is to be invoked and later specialized by a newer version of a
class in the inheritance path. Although the revised semantics imply that the effective
method is no longer resolved at compile time, it can be safely determined once and for
all when the application or the affected class are loaded and linked into the JVM as the
search for the method implementation is rooted at an explicitly given class. No further
lookup is required during the code execution so that the runtime costs are comparable
to those of a static method call.
The emission of the invokespecial bytecode by a Java compiler is restricted. It is
exclusively used for the invocation of [LY99, § 4.8.2, § 7.7]:
• instance initialization methods, i.e. constructors, through an instance creation ex-
pression;
• instance method implementations provided by some superclass through an ex-
plicit request using the super keyword; and
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• private instance methods, which, due to their locally constrained visibility, are not
subject to overriding.
invokevirtual represents the default method invocation mode in Java – the virtual in-
vocation of instance methods taking into account the class of the object encountered as
the receiver argument at run time. The essential difference in the specification of the
lookup of the effective method implementation, as compared to the invokespecial
instruction, is that the search is not rooted at a statically predefined class but rather at
the class of the receiver object encountered at runtime. The strict inheritance-based
typing of Java ensures that the receiver can be proven statically to be an instance of the
class declaring the method to be invoked or of a subclass of it. The single-inheritance
relationship among classes commonly serves as the base for the construction of VMTs
for a fast virtual method dispatch through a single indirection at run time.
A Java compiler will emit an invokevirtual bytecode for an invocation of a non-
private instance method that is either unqualified (taking the this argument of the
local scope as implicit receiver) or qualified by a reference expression whose compile-
time type is a class, which declares or inherits the named method.
invokeinterface is very similar to the invokevirtual instruction in its specifi-
cation. The essential difference is that the receiver of the method invocation is not
restricted to some subhierarchy within the inheritance tree of classes. It may rather
be an instance of any class as long as this class implements the interface declaring
the named method. Recall that Java restricts multiple inheritance to the implementa-
tion of interfaces while requiring a strictly linear inheritance path of classes rooted at
java.lang.Object. In principle, strict typing would also permit the static proof
that the receiver class will always be a subtype of the requested interface. Inspite of
several proposals for such an enhancement [Qia99,KR01,Ler03,Cog03], the traditional
type-infering bytecode verifier, which checks classes when they are to be loaded into
the JVM neglects interface types totally during its static dataflow analysis1 [LY99,
§ 4.9.2]. The verification that the receiver actually implements the required inter-
face is rather postponed to execution time. Static interface type verification has only
been made feasible since Java 1.5 with the type-checking verification [Javb], which
uses compiler-provided type information conveyed through the StackMapTable at-
tribute. This approach was previously pioneered by the CLDC [Sun00a, § 5.3] [Sun03,
§ 5.2], which has defined a similar StackMap attribute for the same purpose.
A fifth flavor of method invocation may be defined for future JVMs in the course of the
JSR 292 [Javd]. Its envisioned invokedynamic bytecode instruction directly targets the
suitability of the JVM as execution platform for dynamically typed languages. It would
allow methods to be called by name and argument type list only – without requiring the
receiver to implement any specific type. Much like Smalltalk, the verification that the receiver
understands a requested method at all would have to become part of the dispatch process.
1Although the JVM specification does not give an explicit motivation for this choice, it may certainly be
attributed to the complexity of type inference in the presence of multiple inheritance, which Gagnon and
Hendren have shown to be NP-hard through a reduction to 3-SAT [GH98]. Ignoring interfaces, the remaining
class types establish a semi-lattice partially ordered through inheritance where least-upper bounds (the most
specific common superclasses) are always well-defined and computable efficiently.
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Receiver Effective Method Typical
Type Method Declaration
Check Resolution Context Implementation
invokespecial L L Class Direct Call
invokevirtual L R Class VMTs
invokeinterface R/La R Interface diverse
(invokedynamic)b  R  (Hashing + PICc)b
L – Link Time
L – Run Time
aTraditionally performed at runtime, technically possible at link time and with Java 1.5 feasible at link time
jointly with the bytecode verification.
bIn the process of specification [Javd] but not part of the current JVM Specification [LY99] and, thus, not
implemented in current JVMs.
cPolymorphic Inline Caching, see Hölzle et al. [HCU91].
Table B.1: Java Instance Method Invocation Bytecode Characterization
When consulting the definitions of these method invocation bytecodes in the Java Virtual
Machine Specification [LY99, § 6], all but the invokestatic instruction appear more than
similar. While the invokestatic instruction invokes exactly the method identified by its
associated constant pool entry, all others, which invoke instance methods, are specified to
search for the effective method implementation. This search always follows the same pattern,
exemplified here by the description for the invokeinterface instruction [LY99, § 6]:
Let C be the class of [the receiver]. The actual method to be invoked is selected
by the following lookup procedure:
• If C contains a declaration for an instance method with the same name and
descriptor as the resolved method, then this is the method to be invoked,
and the lookup procedure terminates.
• Otherwise, if C has a superclass, this same lookup procedure is performed
recursively using the direct superclass of C; the method to be invoked is the
result of the recursive invocation of this lookup procedure.
• Otherwise, an AbstractMethodError is raised.
Except for a short accessibility clause, which gains importance in the correct construction
of the VMTs, this specification is identical to the one for the invokevirtual bytecode
instruction. The reason that makes the implementations of the invokevirtual and the
invokeinterface instructions so different in many JVMs is merely the circumstance
that the type declaring the method to be called is a class or an interface, respectively. The
invokespecial instruction, on the other hand, is more clearly distinguished from the
other instance method invocators as it precisely names the class C, which the search is to
start from up the class hierarchy. The runtime type of the receiver must provably be the
same or a subclass of this specified class. In any case, it does not affect the choice of the
invoked effective method. Thus, the effective method implementation to be invoked by an
invokespecial instruction can be fully resolved when the code is linked into the JVM.
The method lookup overhead is permanently removed from the executing application.
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Method lo okup ( O b j e c t r e c e i v e r , S e l e c t o r s e l e c t o r ) {
C l a s s k l s = r e c e i v e r . g e t C l a s s ( ) ; / / d e t e r m i n e c l a s s o f r e c e i v e r
do {
Method m = k l s . ge tMethod ( s e l e c t o r ) ; / / s e a r c h f o r method i m p l e m e n t a t i o n
i f (m != n u l l ) re turn m; / / r e t u r n i f method fo un d
k l s = k l s . g e t S u p e r C l a s s ( ) ; / / keep s e a r c h i n g i n s u p e r c l a s s . . .
}
whi le ( k l s != n u l l ) ; / / . . . w h i l e t h e r e i s one
throw new NoSuchMethodError ( ) ; / / r a i s e e r r o r i f no i m p l e m e n t a t i o n fo un d
}
Listing B.1: Basic Method Lookup in a Single-Inheritance, Class-Based Language
Implementation
Tab. B.1 summarizes the characteristics of the Java method invocation bytecode instruc-
tions. It lists the times when the JVM checks the receiver type and when the effective method
is resolved for control-flow dispatching. It further names the contexts of the related (ini-
tial) method declaration and typical approaches for the dispatch implementation. As the
invokespecial instruction can be resolved at link time, the associated dispatch is a di-
rect function call. For the dispatch of an invokevirtual, a single indirection through a
class-specific Virtual Method Table (VMT) is sufficient. More complex and diverse mecha-
nisms are used for the dispatch of interface methods.
B.2 Generic Lookup
Dynamic method dispatches require the lookup of the appropriate implementation at run time.
A possible implementation of such a lookup procedure in Java-like pseudo-code is given by
Listing B.1, which assumes a class-based type system with single inheritance. The lookup
procedure searches the class of the receiver object and always continues with the unique
superclass until an appropriate method implementation is found. It fails when a root of the
object hierarchy is reached without providing the desired method implementation.
The behavior of the outlined lookup procedure matches the dispatch semantics applying to
Smalltalk. The Java bytecodes invokevirtual and invokeinterface further specify
a class or an interface type, respectively, which the runtime receiver is required to implement.
As noted before, this type checking can be performed at link time by the bytecode verifier.
A further obstacle to be considered in the correct dispatch of virtual methods in Java is the
accessibility of methods. Essentially, code must be prevented from invoking a method that is
inaccessible from its own context. For a detailed discussion of this matter, see Appendix C.
It is apparent that such a lookup procedure, which comprises potentially multiple searches
for methods in some class data structures, is far more expensive than a regular static sub-
routine invocation. Fortunately, a pre-computed matrix indexed by class and selector may
be used to reduce the runtime effort to two memory loads determining first the class of the
runtime object and subsequently the method entry belonging to the class / selector pair. This
approach, which is called Selector Table Indexing (STI)2, has the disqualifying drawback of
2The matrix is often sliced into per-class rows. Each of these rows is represented by a method table indexed
by selector – hence, the name selector table indexing.
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Figure B.1: Virtual Method Tables for a Simple Example
huge memory demands as the dispatch matrix grows linearly with both the number of classes
C and the number of selectors used in the system S, i.e. its size is C ∗ S memory point-
ers [Vit96]. As classes generally only have method implementations for a small fraction of
selectors and, thus, most entries of the dispatch matrix are empty (pointing to an error han-
dler), several techniques for its compaction have been proposed by Vitek [Vit96]. Likewise,
the actual receiver classes encountered at individual call sites regularly come from a rather
limited set. Thus, inline caches or polymorphic inline caches may allow a significant speedup
of the method lookup process [HCU91].
The drawback of all these general techniques is that they employ heuristics to improve on
the typical behavior of classes at dynamic call sites. Guarantees about table compaction rates
and dispatch cache performance can only be given for a loaded and linked application and,
worst of all, become subject to change when further classes are added to the system. Many
of the compact dispatch data structures are not susceptible for such incremental additions
of classes so that a complete re-calculation is required. At the cost of some programmer
flexibility, these issues can be avoided by the exploitation of a static type system as found in
C++, C# and Java.
The restrictions imposed by a static type system may be exploited for the construction
of smaller method tables. In fact, this has been done by many language platforms starting
from Simula 67. On these platforms, the compiler ensures that only methods and fields of an
object are accessed whose compile-time type is known to provide them. The runtime type
may, indeed, be different but only to be a subtype of the compile-time type. These subtypes
may only override and add method implementations but never delete one. This enables class-
based virtual method tables whose slots are reserved for a class and all its subclasses once
a certain method declaration is encountered. The index of this slot is bound to this specific
method selector only for the whole class subhierarchy starting at the method declaration. No
empty slots are forced into the dispatch tables of unrelated classes.
A small example for the virtual method tables (VMT) of a small class hierarchy is depicted
in Fig. B.1. The first VMT slot is reserved for method f by its definition in the top ancestor
class A. It is simply copied to the VMT of C but overridden by a new definition in B. Although
both subclasses B and C define a method h, these definitions are unrelated due to a lacking
common ancestor declaration. As h can only be invoked on objects of type B or C or any of
their subclasses but never on the common ancestor A, it may be assigned distinct table slots
for each of the subhierarchies as shown in this example.
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The calculation of the VMT for a certain class may be summarized as follows:
1. Copy VMT from ancestor class (if any).
2. Patch in addresses of methods overriding inherited declarations.
3. Reserve slots for newly declared methods and fill them with the addresses of available
implementations.
The method dispatch itself is then reduced to two dependent loads and an indirect call:
1. Obtain the VMT address (typically as part of the type information) from a constant
offset within the runtime object.
2. Load the VMT slot indexed by a constant provided at the call site.
3. Indirectly call the subroutine at the provided address.
B.3 Multiple Inheritance
Things become somewhat more involved than just sketched when multiple inheritance is
supported. Keeping a single VMT per class with a fixed index for each method selector
along the inheritance path would require falling back to empty method slots as to rule out
conflicts when merging the inherited VMTs of two superclasses. Instead, the usual approach
is to have possibly multiple VMTs associated with a single class: one for each immediate
superclass. One of these is chosen to become the primary superclass. Its VMT is extended
to accommodate all virtual methods newly declared or inherited from a different superclass
and is henceforward the one passed on to subclasses. All other VMTs are merely patched to
account for overridden method implementations.
While the primary VMT alone serves quite well when accessing a class instance through
its own type, the other VMTs come into play when the object is used as an instance of one
of its inherited types, which do not lie on the primary inheritance path. The locations of
such widening conversions must be spotted by the compiler. It then automatically injects
an appropriate adjustment to the this pointer of the receiver object to identify the location
of the requested base class representative within the compound object. This does not only
activate the VMT applicable to the contained type but also makes the adjusted pointer address
the instance state relevant to this type. An important source for such adjustments applies to
the invocation of inherited virtual methods, which expect to work upon an instance of the
superclass defining this method. As the offset necessary to be applied to the receiver pointer
is not a compile-time constant but may depend on the runtime subclass, it must be included
into the dispatch process dynamically. This may be achieved by annotating the VMT slots by
the corresponding deltas [Str89]. As this approach penalizes every virtual method dispatch
with loading and adding the specified delta, it has been replaced by the use of selectively
generated stub methods called thunks in many current C++ compilers [JOZ91].
Such this pointer adjustments must be reversed whenever the type of a value is to be
refined towards its actual runtime type with a different primary inheritance path. This applies
not only to casts explicitly requested by the programmer but also to invocations of virtual
methods overridden by a subclass, which expect to work on a full object of its defining class.
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}
Figure B.2: Ambiguities of Multiple Inheritance as in C++
As the addresses of such methods will only appear in the VMTs of the defining class and
its subclasses, the runtime type will certainly fulfill the type requirement. Nonetheless, the
invocation interface of the initial virtual method declaration must be preserved across all sub-
classes so that overriding methods may have to start with a reversed this pointer adjustment
to obtain the representation of the appropriate extended subtype.
It should be noted that the this pointer adjustment is a sole problem of multiple inher-
itance. In the case of single inheritance, every class lies on the primary inheritance path,
on which VMT and instance layout are shared by prefix with all supertypes. Another issue
provoked by multiple inheritance is ambiguity. Considering Fig. B.2:
1. Which implementation of method f is to be executed when invoked on an object of
type D?
2. Which subobject of type A is meant when accessing a member declared within this
class – the one contained within the B or the one within the C subobject?3
C++, as a prominent example of a language supporting multiple inheritance, requires the
programmer to resolve arising ambiguities manually. This may be achieved by a partial
upcast as to identify the accessed inheritance path uniquely (static_cast<B&>(d).i)
or disambiguating qualified accesses (d.B::i). A one-time decision that disambiguates
conflicting inherited methods may be achieved through a using declaration (using C::f)
[Str00].
In some software designs, the inheritance of multiple subobjects of the same type along
different paths may be incorrect. This is avoided when shared or virtual inheritance is used,
which ensures that all subobjects implied by a virtually inherited base class are aliased to
a single subinstance. While this even resolves the ambiguities introduced by the diamond
problem, it also further complicates the this pointer adjustment as the subobject of the
virtually inherited superclass is located at a variable offset within the instance layout, which
may differ for subclasses. Thus, the adjustment must be performed dynamically taking the
3This issue is known as the diamond problem due to its shape in the inheritance graph.
XVI Appendix B Method Dispatching
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
































                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
                       
































ios_base
ios
ifstream ofstream ostringstreamistringstream
ostream
iostream
stringstreamfstream
istream
Input Output
Virtual Inheritance
Figure B.3: C++ Standard I/O Stream Classes Using Multiple Inheritance [Str00]
exact runtime type into account. Similar to the VMT, a virtual base class table is regularly
used to provide these offsets dynamically at run time [Str89].
The this pointer adjustment regularly involves more overhead than a plain addition of
some offset. As the special null pointer, which designates that a pointer value does not
have a referent, usually has one unique representation such as an integral zero (0), it must
not be affected by any this pointer adjustment. Hence, a conditional guard is required to
be compiled around the adjustment of a pointer unless already the compiler can provably
preclude the null value.
Although multiple inheritance may be a powerful design option, it may induce ambiguities
that may cause confusion in the software development and maintenance. Disambiguation
policies are, thus, needed within the programming language, which must be reflected in run-
time disambiguation mechanisms such as the this pointer adjustment in C++.
In consequence, full-featured multiple inheritance is in little use in practice so that the
effort of its implementation in the compiler and the runtime system of C++ might even be
hard to justify. Programmers are warned of the multitude of pitfalls by Meyers [Mey92].
Nonetheless, a prominent example using multiple inheritance in C++ shall not be omitted
either: the implementation of the standard I/O libraries where the class iostream is (a
direct descendant of) both an istream and an ostream as shown in Fig. B.3. Both of
these superclasses, in turn, extend the common ancestor class ios – as to avoid the typical
diamond ambiguities – virtually.
B.4 Interfaces
Due to its deficiencies the feature of multiple inheritance has been constrained even in modern
mainstream object-oriented languages descending from C++. This is true for both Java and
C#, which distinguish the inheritance of implementation from the inheritance of interface.
The inheritance of interface is realized by the introduction of an additional kind of abstract
types distinct from classes. These types are explicitly known as interfaces. While regular
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classes may extend only a single superclass, they are free to implement an arbitrary number of
interfaces. Interfaces, on the other hand, may not extend any class type but may again extend
an arbitrary number of superinterfaces. Interfaces are restricted in that they may only contain
members that are either static or abstract. A particular language may impose additional re-
strictions due to purity rather than technical concerns. For instance, Java does neither allow
static class methods [GJSB05, § 9.4] nor non-public or non-final static fields [GJSB05, § 9.3]
within an interface declaration4. In any case, this precludes the definition of any instance state
and the provision of any implementation of the methods declared. In essence, all subtypes
of an interface commit to the set of methods it declares. All non-abstract, i.e. instantiable,
subclasses must provide an implementation for each of these methods.
A type system based on single inheritance among classes but multiple inheritance of inter-
faces was pioneered over a decade before the advent of Java by the programming language
Objective-C [CN91, app08]. In analogy to Smalltalk, Objective-C permits flexible dynamic
typing so that the compiler will allow any method to be called on an untyped object expres-
sion. Then, only the runtime system will check if the requested method is actually understood
by the receiver encountered at run time. On the other hand, also static typing is supported to
take advantage of compile-time type checking. The underlying type system comprises, next
to the regular class types, also protocol types, the equivalent to the later interface types of
Java and C#.
The restriction to single implementation inheritance avoids the need for the this pointer
adjustment. As the implementation of additional interfaces does not require the incorporation
of additional instance state, the memory layout of class instances can be defined around a
single base address. This layout is merely expanded linearly for a subclass to incorporate the
additional instance state defined by itself. Single class inheritance also warrants for a single
VMT shared with all superclasses, in whose context only a prefix of the VMT is in actual
use. Unfortunately, this VMT cannot generally cover the invocation of interface methods.
Interface types develop their polymorphic power and flexibility when used with classes that
are unrelated other than implementing the same interface. While this is sufficient to ensure the
availability of implementations for the methods declared by the interface, it does not provide
immediate information on the localization of these individual method implementations. This,
indeed, extends the single-inheritance model:
Assume the set of all involved class types is {C1,C2, . . . ,Cn}, which all imple-
ment the interface I so that ∀i.Ci ≤ I. Further, assume that the interface method
to be invoked be I. f , which is necessarily implemented by all classes Ci. The
addresses of these implementations are recorded within the VMTs of each of the
Ci, say, in the corresponding slots si. As these slot numbers are fixed only with
the first declaration of f within the inheritance hierarchy of Ci, they are only
guaranteed to be identical if all Ci share the same initial declaration of f , i.e.:
∃C.∀i.Ci ≤C∧ f ∈C.
If such a common superclass exists, method f may, indeed, be invoked as
C. f through the regular VMT dispatch. If all methods declared by the interface
I were VMT-dispatchable, such a common superclass would have to exist for
all of them. The most derived among them (let it be C) is not only a common
superclass of all Ci but also has well-defined VMT slots for all methods declared
4Note, however, that the Java compiler may, in fact, synthesize a class initialization method, which technically
resembles a static class method, as for the initialization of the declared final public static fields.
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by I. This, in turn, implies that structurally C ≤ I although this may not be
nominally declared. In essence, such an inheritance hierarchy would allow C to
replace I as type. If a design was required to follow such a pattern to allow fast
VMT dispatches, it would render the introduction of the interface type I pointless
in the first place.
Thus, interface types add to the expressive power of a programming language in that they
allow implementors of the same set of methods to come from different parts of the class
inheritance hierarchy. In contrast to the full-featured multiple inheritance of C++, the use of
interface types is a common (Just skim the standard Java API!) and a recommended design
pattern [Blo01, Item 16]. Recall, however, that the dispatch of interface method invocations
cannot be performed directly through the VMT built after class inheritance.
One immediate approach to tackle interface method dispatch would be looking back at the
C++ implementation of multiple inheritance. As to allow a single object to adopt several type
roles, different base pointers into the object would be used. This would not only re-introduce
the vast issue of the this pointer adjustment but would also complicate the automatic mem-
ory management found both in Java and C#. The garbage collector would not have to deal
with unique object locations but would have to alias different type roles of a single object
correctly and operate consistently on all these aliased references. In summary, the adoption
of the C++ implementation of multiple inheritance is certainly possible. However, no practi-
cal JVM implementation seems to be willing to pay its costs. They rather tend to locate the
implementations of interface methods by other lookup procedures.
Appendix C
Accessibility Issues in the Virtual
Table Construction
Java, like many other object-oriented languages, provides different degrees of accessibility
to class members. Accessibility is, however, only one side of a clean encapsulation mech-
anism, which also requires the hiding of non-accessible implementation details. This may
have difficile consequences for the method dispatch and, thus, the proper construction of the
virtual table. The associated difficulties are best illustrated by the long list of well-discussed
bug reports1 about inconsistent JVM implementations (#4248990), specification contradic-
tions (#1240831) and subtilities (#4362349) as well as inconsistent compilers (#4094611,
#4362349).
The central observation is that, although instance methods are generally subject to over-
riding, this cannot apply to methods that are not accessible for subclasses and hence neither
inherited [GJSB05, § 8.4.8] nor overridden [GJSB05, § 8.4.8.1]. This directly affects the
specification of the invokevirtual bytecode instruction, which contains an explicit ac-
cessibility clause [LY99, § 6: invokevirtual]:
If [the class] C contains a declaration for an instance method with the same
name and descriptor as the resolved method, and the resolved method is acces-
sible from C, then this is the method to be invoked, and the lookup procedure
terminates.
The mentioned resolved method is determined from the invokevirtual bytecode instruc-
tion, which, besides the method name and descriptor, also specifies a class. This class serves
as the root for a method lookup as it would for an invokespecial instruction. For a vir-
tual call, the so resolved method is, however, not necessarily the imlementation to dispatch
to. It rather determines if a matching, possibly overriding implementation as located by the
search rooted at the runtime type can at all be responsible for its implementation.
Assume a virtual method dispatch implementation based on virtual tables (VTs) associated
with each class. Their table slots are designated to one unique method name and descriptor
pair within a specific class inheritance line. The classic procedure of the table construction is
as follows:
1. Copy the VT of the superclass if any. Otherwise start with an empty table.
2. For each own virtual method declaration:
• If the VT already contains a slot designated to the same method name and de-
scriptor, patch this slot to point to the new implementation.
1Official Bug Database: http://bugs.sun.com/
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• Otherwise, append a new slot designated to the new method name and descriptor
and have it point to this initial implementation or an error handler if the method
was only introduced abstract.
This procedure ensures that the VT of the runtime type of the receiver object of a virtual call
will always indicate the most special method implementation valid for this type. It, indeed,
works well for quite a few object-oriented languages such as Simula or C++. It, however,
appears to conceal some snag in the case of Java for it ignores the accessibility, which is
explicitly mentioned in the dispatch specification.
For the identification of this snag, assume an arbitrary but fixed method name and descrip-
tor pair m. Recall the Java access modifiers as given in Tab. C.1. Note that the private
modifier can be safely ignored in the following discussion as private methods are not dis-
patched virtually. Then, let us define the binary relation A over the set C of classes of some
class hierarchy, in which the method m is known:
Am ⊆ C×C with (C,D) ∈ Am if and only if all of the following is true:
• C contains a declaration for m,
• D equals C or is a subclass of C, and
• the declaration of m in C is either:
– public or
– protected, or
– has default access while C and D are members of the same package.
Thus, (C,D) ∈ Am means that C contains a declaration of m that is accessible to D.
For some invokevirtual instruction, let:
• Cs be the class named by the instruction,
• Cr be the class containing the method declaration determined by the resolution of m
from Cs, and
• Ci be the class providing the implementation of m to be dispatched to.
Due to the accessibility clauses in the resolution and the virtual method lookup, it is known
that:
CrACs∧CrACi.
Modifier Class Package Subclass World
public + + + +
protected + + + –
none + + – –
private + – – –
Table C.1: Java Access Modifiers (cf. [LY99, § 2.7.4])
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A
~f()
~g()
C
~f()
B
~f()
+g()
foo.a foo.cfoo.b
D
+g()
+call_f(A) +call_f(B) +call_f(C)
Figure C.1: Overriding and Redefining Method Implementations
f i n a l C c = new C ( ) ;
foo . a . c a l l _ f ( c ) ; / / i n v o k e s A . f ( )
foo . b . c a l l _ f ( c ) ; / / i n v o k e s B . f ( )
foo . c . c a l l _ f ( c ) ; / / i n v o k e s C . f ( )
Listing C.1: Package Context Dependency of Virtual Dispatch
If the classic VT construction was valid in spite of these clauses, Ci would have to be the
dispatch target for all virtual invocation sites on m without respect to Cs. So, at least:
∀Cs.∃Cr.CrACs∧CrACi.
By the definition of A, this will be definitely satisfied if Cr contains a declaration of m that
is public or protected. Should this declaration, however, have default access, Cr, Cs
and Ci would all have to be members of the same package to satisfy this condition. This can
certainly be broken!
For an example, consider the situation depicted in Fig. C.1. Note that the four classes A, B,
C and D are distributed over three different packages. These also provide the listed public
static methods through some class, which do no more than invoke the named method on
the passed argument object virtually.
First, observe that all of the three classes A, B and C implement the method f with default
access. As they are all defined in different packages, none of these implementations has
access to another and, thus, none of them overrides another one. As C derives from B and
through B from A, it is, finally, associated with three different implementations of method f .
A virtual call on an object of type C to f will not only depend on the runtime type and simply
invoke the most recent implementation of f , i.e. C. f . It will rather also depend on the context
of the call as shown in Listing C.1. Internally, the virtual invocation in each of the call_f
methods resolves to the own package-private implementation of f . As this is not accessible
to any of its re-implementations, these latter cannot become its overriding dispatch target.
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Table C.2: Dispatch Matrix for Method g
Runtime Compile-Time Type
Type A B D
A A.g – – Base class.
B A.g B.g – Does not override A.g.
D D.g D.g D.g Overrides both former implementations.
A B D
f A @A.f @A.f @A.f
gA @A.g @A.g @D.g
f B – @B.f @B.f
gB – @B.g @D.g
Figure C.2: Virtual Tables with Multiple Slots Designated to the Same Method
Thus, the invocation of the seemingly same virtual method f on the very same object may
actually invoke distinct implementations.
Now, consider method g, which is again introduced with default access by class A. Its
public re-implementation by class B does not override A.g, which is not accessible to B.
Nonetheless, these two implementations are not totally independent but inevitably tied by
their common method name and descriptor. This becomes apparent in class D, which again
re-implements g. Its implementation now overrides both A.g and B.g since both of them are
accessible to D. The public accessibility of B.g further makes this implementation visible
in the package foo.a. This further blurs the context deciding on the implementation to
dispatch to within this package. Ultimately, the compile-time type of the reference expression,
which yields an object of class B at run time, will determine whether A.g or B.g will be
invoked. The overall dispatch matrix for method g is shown in Tab. C.2.
Both of these scenarios require the ability to reserve multiple slots for the same method
name and descriptor within the VT. In order to heed the accessibility constraints, the VT
construction must be adapted as follows:
1. Copy the VT of the superclass if any. Otherwise start with an empty table.
2. For each own virtual method declaration:
• If the VT already contains one or more slots designated to the same method name
and descriptor, of which, at least, one points to an accessible implementation,
then patch all pointers to accessible implementations to point to the new imple-
mentation.
• Otherwise, append a new slot designated to the new method name and descriptor
and have it point to this initial implementation or an error handler if the method
was only introduced abstract.
This modification results in the creation of new VT slots also for method name and descriptor
pairs already contained if all referenced implementations are inaccessible from the new class.
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As the old slot has become inaccessible (due to crossing a package boundary), the duplicate
becomes the new default slot to be used for dispatches to the designated method. The old slot
must be retained for invocation contexts viewing the object as an instance of the extended
superclass. Fig. C.2 illustrates the VT construction results for the classes A, B and D of
Fig. C.1.
Last but not least, note one further peculiarity in relation to the concept of inheritance. As
only accessible members of the direct superclass can be inherited [GJSB05, § 8.2], class D of
Fig. C.1 does not have any member f : B. f is inaccessible and A. f has already been lost by B.
Consequently, the call of method f on a reference expression of type D is, indeed, impossible
even within package foo.a. However, after an assignment to a reference of the superclass
A, the hidden implementation A. f reappears and may be invoked. Finally, reconsider method
overriding and assume that D provided its own implementation of f with the same method
descriptor. Although D did not inherit A. f , its own implementation D. f still overrides it for
A. f is accessible.
This overriding of methods not even inherited may strike as a surprise. The different appli-
cability rules for inheritance and overriding may be justified as they enable the specialization
of accessible methods without respect to the inheritance path while avoiding the introduction
of the concept of an indirect inheritance in the language specification.

Appendix D
SHAP Code Tables
D.1 Bytecode Instruction Set
+ 0 1 2 3 4 5 6 7
0x00 nop aconst_null iconst_m1 iconst_0 iconst_1 iconst_2 iconst_3 iconst_4
0x08 iconst_5 lconst_0 lconst_1 fconst_0 fconst_1 fconst_2 dconst_0 dconst_1
0x10 bipush sipush ldc ldr (ldc2_w) iload lload fload
0x18 dload aload iload_0 iload_1 iload_2 iload_3 lload_0 lload_1
0x20 lload_2 lload_3 fload_0 fload_1 fload_2 fload_3 dload_0 dload_1
0x28 dload_2 dload_3 aload_0 aload_1 aload_2 aload_3 iaload laload
0x30 faload daload aaload baload caload saload istore lstore
0x38 fstore dstore astore istore_0 istore_1 istore_2 istore_3 lstore_0
0x40 lstore_1 lstore_2 lstore_3 fstore_0 fstore_1 fstore_2 fstore_3 dstore_0
0x48 dstore_1 dstore_2 dstore_3 astore_0 astore_1 astore_2 astore_3 iastore
0x50 lastore fastore dastore aastore bastore castore sastore pop
0x58 pop2 dup dup_x1 dup_x2 dup2 dup2_x1 dup2_x2 swap
0x60 iadd ladd fadd dadd isub lsub fsub dsub
0x68 imul lmul fmul dmul idiv ldiv fdiv ddiv
0x70 irem lrem frem drem ineg lneg fneg dneg
0x78 ishl lshl ishr lshr iushr lushr iand land
0x80 ior lor ixor lxor iinc i2l i2f i2d
0x88 l2i l2f l2d f2i f2l f2d d2i d2l
0x90 d2f i2b i2c i2s lcmp fcmpl fcmpg dcmpl
0x98 dcmpg ifeq ifne iflt ifge ifgt ifle if_icmpeq
0xA0 if_icmpne if_icmplt if_icmpge if_icmpgt if_icmple if_acmpeq if_acmpne goto
0xA8 (jsr) (ret) tableswitch lookupswitch ireturn lreturn freturn dreturn
0xB0 areturn return getstatic putstatic getfield putfield invokevirtual invokespecial
0xB8 invokestatic invokeinterface (invokedynamic) new newarray anewarray arraylength athrow
0xC0 checkcast instanceof monitorenter monitorexit (wide) multianewarray ifnull ifnonnull
0xC8 (goto_w) (jsr_w) (breakpoint) cb cc a2i ce i2a
0xD0 getstatic2 putstatic2 getfield2 putfield2 ctx_class ctx_method getraw putraw
0xD8 allocraw
0xE0 iadd1 strong2weak weak2strong
0xE8 new_obj new_init clone wait_timed wait_enter wait_wait wait_leave notify
0xF0 arraycopy thread_kill thread_current thread_start thread_yield thread_finish
0xF8 io_read io_write io_read_nbl io_write_nbl out
• Slanted opcodes signify instructions, which have undergone a significant semantic
change (LDC and LDR) or are completely specific to the SHAP platform.
• Parenthesized (opcodes) are not needed and, thus, not implemented by the SHAP plat-
form.
Of these, BREAKPOINT is merely a reserved opcode for the use of debuggers at run time. It is, thus,
not part of the regular Java bytecode instruction set. INVOKEDYNAMIC is an extension in still its spec-
ification process by JSR 292 [Javd] and, thus, neither part of the classic nor the current Java bytecode
set.
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D.2 Microcode Instruction Set
D.2.1 Mnemonics
Instruction Description
add Add TOS to NOS.
and Bitwise AND of NOS and TOS.
andnot Bitwise AND fo NOS and (NOT TOS).
b addr Branch always to address.
beq addr Branch to address, if TOS = NOS. Leave TOS untouched.
bgez addr Branch to address, if TOS ≥ 0. Leave TOS untouched.
bgtz addr Branch to address, if TOS > 0. Leave TOS untouched.
bless Turn a 16-bit value into a reference.
blez addr Branch to address, if TOS ≤ 0. Leave TOS untouched.
bltz addr Branch to address, if TOS < 0. Leave TOS untouched.
bne addr Branch to address, if TOS 6= NOS. Leave TOS untouched.
bnz addr Branch to address, if TOS 6= 0. Leave TOS untouched.
bounds Checks if NOS lies within bounds specified by TOS.
bz addr Branch to address, if TOS = 0. Leave TOS untouched.
chkweak Check if reference is weak.
div Start divide of NOS by TOS. (Operands stay on stack.)
dup Duplicate TOS.
enter Enter new method frame. Number of locals and arguments is specified by
TOS.
fbc Fetch next Java bytecode and shift into internal register.
fbcidx Fetch next Java bytecode and shift into internal register. Afterwards, load
internal register into special IDX register.
fbcsb Fetch next Java bytecode and shift into internal register. Afterwards, put
internal register as byte sign-extended onto stack.
fbcss Fetch next Java bytecode and shift into internal register. Afterwards, put
internal register as 16-bit short sign-extended onto stack.
fbcub Fetch next Java bytecode and shift into internal register. Afterwards, put
internal register as byte onto stack.
fbcus Fetch next Java bytecode and shift into internal register. Afterwards, put
internal register as 16-bit short onto stack.
incidx Increment special IDX register.
iord Read from I/O address (TOS).
iowr Write to I/O address (TOS) the data (NOS).
jbr Execute a Java bytecode branch.
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Instruction Description
ld addr Load microcode variable.
leave Leave method frame.
ldbw Load stack variable relative to stack pointer.
lddiv Pushes result (quotient) of division on stack.
ldfv idx Load method frame variable at index.
ldiod Load data from last iord.
ldios Load status from last iord/iowr.
ldjpc Load JPC.
ldlv Load local method variable.
ldref Load object data (type: reference) at address set by stofs.
ldval Load object data at address set by stofs.
mcld Pop MP from stack and start method caching.
monlock Enter monitor specified by address set by stwofs with thread specified by
TOS.
mul Multiply NOS by TOS.
newref Allocate new object with size <TOS>.
nop No operation.
pop Pop TOS.
rsttimer Restart core timer, e.g. for time-slice.
shl Signed shift left NOS by TOS.
shr Signed shift right NOS by TOS.
st addr Store TOS into microcode variable.
stjpc Store TOS into JPC.
stlv Store TOS into local method variable.
stiofs Set offset inside object-ref activated by stref for first access (initializing).
stofs Set offset inside object-ref activated by stref and read from memory.
stref Activate object-ref <TOS>.
stval Write TOS into object at address set by st?ofs.
stwofs Set offset inside object-ref activated by stref for writing only.
sub Subtract TOS from NOS.
swapval Read from object at address set by st?ofs and then write TOS to same
location.
tkill Kill thread identified by TOS (atomic swap).
tswitch Switch to thread identified by TOS. Create new thread if TOS = -1.
ushr Unsigned shift right NOS by TOS.
vivify Mark reference as alive.
wait Wait for method cache completion.
xor Bitwise XOR of NOS and TOS.
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D.2.2 Encodings
012345678
0 11 addr b..
10 addr ldn
x
t
01 – Pop Type –
11 ALU Instr.
000- sub
001- add
010- mul
011- bounds
1000 ushr
1001 shr
101- shl
1100 and
1101 or
1110 andnot
1111 xor
10 addr st
01 Mem Instr.
1000 newref
1001 stref
1010 stofs
1011 stval
1100 stwofs
1101 stiofs
1110 vivify
1111 chkweak
0111 swapval
0110 monlock
others -free-
00 Misc. Instr.
0000 pop
0001 stjpc
0010 mcld
0011 -free-
01** -free-
1*** -free-
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012345678
001 – Push Type –n
x
t
1 Mem / IO Instr.
1000 ldval
1001 ldref
101* -free for mmu-
11** -free for mmu-
0100 ldiod
0101 ldios
011* -free for io-
00** -free-
0 01 Immediate Instr.
000 fbcub
001 fbcus
010 fbcsb
011 fbcss
1** -free-
00 Misc. Instr.n
x
t
000 dup
001 ldjpc
010 lddiv
011 -free-
1** -free-
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012345678
000 – Neither Push nor Pop –n
x
t
1 Stack Control
1000 excclr
1001 -free-
1010 enter
1011 leave
1100 ldlv
1110 stlv
1111 ldbw
01 idx ldfv
0010 tswitch
0011 tkill
011 TOS Manipulation
00 bless
01 -free-
1* -free-
0 010 Immediate Instr.
00 fbcidx
01 -free-
10 fbc
11 jbr
00 Misc. Instr.n
x
t
000 nop
001 incidx
010 div
011 rsttimer
100 iord
101 iowr
11* -free-
Appendix E
SHAP Data Structures
E.1 SHAP File Format
The following illustrates the SHAP file format in the style of the classfile definition of the
Java specification [LY99, § 4.1]. Although the structure definitions resemble C syntax, note
that they regularly contain variable-length array components. The explicit dimension of these
arrays is omitted if the end of the array is not used by the loader to determine their ends.
The terminal elements of a SHAP file are unsigned 2-byte (u2) and 4-byte (u4) integers.
In the context of the SHAP file, classes and strings are identified by class and string numbers,
respectively. These are resolved into true memory references by the loader on the chip using
the respective patch vectors.
The shown format includes the Java boot loader to start up the initial application on SHAP.
If this application is the system service for the dynamic application management, the fol-
lowing applications use a SHAP file that is limited to the section from the class count to the
string patches (both inclusive). The class definitions of API classes are then reduced to a
plain mapping of their class numbers to their names so as to enable their resolution against
the already loaded implementations.
ShapFile {
ShapClass loader; // boot loader class
MethodPointer loadup; // entry method for initial boot loading
JvmConstants jvm_cp; // Java library pointers to be used by microcode
u2 class_count; // including the loader
ShapClass[class_count-1] classes; // primitive raw class data
ClassPatches[class_count] cpatches; // static class reference data
StringTable strings; // string constant table
StringPatches spatches; // string patching data
u2 class_num; // class# of java.lang.Class
}
ShapClass {
u4 cls_size; // dimensioning of class object
u4 obj_size; // dimensioning of class instances
u4 ctrl; // interface flag, VT size, size of COHEN display
u4[] zero*; // padding for VT - *only used for the boot loader class
Method[] methods; // code of implemented methods
u4[] static_prims; // initialization of static primitive data
}
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Method {
Header header; // method header
u4[] code; // bytecode padded by 0xCA bytes to complete a full u4
TryCatch[] tcbs; // exception handler table
}
Header { // an unsigned bitfield totaling to a u4
sync : 1; // synchronized flag
static : 1; // static flag
tcb_cnt : 10; // size of exception handler table
size : 10; // method code size
locals : 5; // count of local variables (without arguments)
args : 5; // count of method arguments
}
TryCatch {
u2 end_ofs; // exclusive end offset of protected code
u2 start_ofs; // inclusive start offset of protected code
u2 exc_cls; // class number of handled exception type
u2 handler_ofs; // start offset of handler code
}
MethodPointer {
u2 class_num; // number of defining class
u2 method_ofs; // offset of method implementation
}
JvmConstants {
MethodPointer[9] sys_methods; // library method pointers
ArrayType[9] arr_types; // basic 1-dimensional array classes
}
ArrayType {
u2 class_num; // number of array class
u2 ele_size; // size of array elements (long, double: 2, otherwise: 1)
}
ClassPatches {
u2 class_num; // number of targeted class
u2 name_hdl; // number of string to be used as class name
u2 cohen_size; // size of COHEN display
u2[cohen_size] cohen; // numbers of superclasses for COHEN display
MethodPointer dflt_constructor; // pointer to default constructor (may be null)
MethodPointer[vt_size] vt; // virtual table (may include itables)
u2[] class_patches; // code offsets with class numbers to resolve
u2 0xFFFF; // end marker
}
StringTable {
u2 string_count; // total number of string constants
SuperString[] strings; // containing superstrings
}
SuperString {
u2 length; // total length of superstring
u2[] contents; // character contents
SubString[] substrings; // included substrings
u2 0xFFFF; // end marker
}
SubString {
u2 start; // start offset within containing superstring
u2 length; // length of string
}
StringPatches {
u2 cls_num; // number of targeted class
u2[] string_patches; // code offsets with string numbers to be resolved
u2 0xFFFF; // end marker
}
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E.2 Class and Object Layout
The following figure shows the memory layout of objects as used on the SHAP processor.
All objects have a common core state comprising (a) one word for a thin monitor used for
synchronization and (b) a reference to their class type representative. This is extended by the
additional state added by subclasses. While objects typically have a fixed instance layout as
defined by their class, a few built-in system types have variable extensions. This includes
arrays and class objects as shown. COHEN displays are never visible as standalone objects.
They do not comply to the basic object contract but are flat arrays of Class references.
These references need not keep the superclass representatives reachable and are never used to
obtain references to them. So, the display can even be stored in the non-negative index range.
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